• Locked Locked
  • Replies 2 replies
  • Subscribers 119 subscribers
  • Views 2707 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What is lane

Hagai Hadad
Note: This was originally posted on 29th July 2013 at http://forums.arm.com

Hi there,
I'm new to the ARM world.
I've encountered ARM instructions which are described as follows:
"Store single 1-element structure from one lane of one register".

I'm not sure what "lane" means ?
The instruction is a store instruction. so it reads from a register and write into the memory.

I'm not even sure I post it in the right forum.
would appreciate every help I can get.

Sincerely,
Hagai
Parents
  • Arm Employee Badge
    Note: This was originally posted on 29th July 2013 at http://forums.arm.com

    These descriptions are from the NEON instructions which are SIMD vector instructions. As they are vector instructions one register contains multiple values - each value is assigned a logical lane, starting from lane 0 at the least-significant bits. How many lanes depends on data size (8, 16, 32) and register type (64 or 128-bit).

    These store instructions would therefore only store out one lane to memory, and ignore the other contents of the register being stored.

    HTH,
    Iso
Reply
  • Arm Employee Badge
    Note: This was originally posted on 29th July 2013 at http://forums.arm.com

    These descriptions are from the NEON instructions which are SIMD vector instructions. As they are vector instructions one register contains multiple values - each value is assigned a logical lane, starting from lane 0 at the least-significant bits. How many lanes depends on data size (8, 16, 32) and register type (64 or 128-bit).

    These store instructions would therefore only store out one lane to memory, and ignore the other contents of the register being stored.

    HTH,
    Iso
Children
No data