Using ARM cycle model studio compile RTL code, could not generate .clock file.

I used Cycle Model Studio to compile the RTL code to SystemC code, and found that in "Generated files", the .clock and .cycle files are empty?  what 's the possible reason that caused this issue?

PS: the RTL code is temporal logical and CMS version is 9.4.0