• Locked Locked
  • Replies 6 replies
  • Subscribers 119 subscribers
  • Views 4430 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

load image into cache and execute it in cache

yitian bu
Note: This was originally posted on 31st January 2013 at http://forums.arm.com

Hi Experts:

    i have heard that some ARM platform providers load their bootloader into L2 cache, and execute the bootloader in L2 cache directly.

    how can this work? do they add some logic inside silicon to make this work?

    as my understanding, cache has differnt architecture from normal sram, how can CPU recognize the L2 cache as a normal sram and execute image in it directly?



Best Regards
Parents
  • Arm Employee Badge
    Note: This was originally posted on 4th February 2013 at http://forums.arm.com

    I don't think that's going to work. If you use the CPU to do the copy of the second boot loader it is simply going to overwrite the first level bootloader. Locking things down in the cache does not make them immutable, nor change the fact that both bits of code exist at the same address =)

    Footnote - most devices have a small SRAM on chip for doing precisely what you are doing so you have some scratch RAM before main memory is available.

    Iso
Reply
  • Arm Employee Badge
    Note: This was originally posted on 4th February 2013 at http://forums.arm.com

    I don't think that's going to work. If you use the CPU to do the copy of the second boot loader it is simply going to overwrite the first level bootloader. Locking things down in the cache does not make them immutable, nor change the fact that both bits of code exist at the same address =)

    Footnote - most devices have a small SRAM on chip for doing precisely what you are doing so you have some scratch RAM before main memory is available.

    Iso
Children
No data