• Locked Locked
  • Replies 3 replies
  • Subscribers 119 subscribers
  • Views 3668 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Relationship between ready and valid signals

quy truong
Note: This was originally posted on 14th August 2012 at http://forums.arm.com

Hi there,
I am wondering about the relationship between rready and rvalid signals (or wready and wvalid signals). when I do a burst write operation (or burst read) with burst length of 4 transfers, I mean that the wvalid (or rvalid) signals must be asserted in at least 4 clock cycles from when write data (or read data) is available on the data bus, but I don't sure about whether wready (or rready) signal must be asserted at least 4 clock cycles (based burst length) or not to make the transmission of 4 transfers in burst operation. Can you help me for explaining it?
Many thanks.
Parents Reply Children
No data