• Locked Locked
  • Replies 10 replies
  • Subscribers 118 subscribers
  • Views 7971 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

TrustZone with PL310

syuji biwa
Note: This was originally posted on 17th August 2013 at http://forums.arm.com

I plan to use a simple 'TrustZone Monitor'  with PL310(L2CC).
In non-secure, I will play a Linux-Kernel.

One problem.
1. PL310's background-operation(inv.way etc..)  is executing in non-secure.
2. By secure-interrupt, dispatch to secure.
3. In secure, try to execute a write-operation to PL310' register.
May be happen 'DATA-ABORT'.

Do I must control exclusive PL310  secure and non-secure ?

Please help me.
Parents
  • Note: This was originally posted on 20th August 2013 at http://forums.arm.com

    I'm sorry, I'm mistake.

    My question is only by the multi-core system.
    The last example was not good.

    A suitable example :

    core0:
      SecureOS (I plan to create this.)
    core1:
      Non-secureOS (Linux)

    Is exclusive control required for PL310 between SecureOS and Non-secureOS?
    If true, do SpinLock need to implemented between SecureOS and Non-secureOS?
    Common memory required for SpinLock?

    And, one more question.

    If SecureOS uses L1-cache only(L1:cacheable L2:non-cacheable page),
    L2-cache-sync-operation require?

    For example (PL310 enabled)
    DMA transfer.
    1. write to normal-memory.
    2. DMB execute.
    3. write to DMA register(device-memory).
    4. DSB execute.
    Does PL310 always write in as turn? (1->3)
    Or Turn is not guaranteed?
Reply
  • Note: This was originally posted on 20th August 2013 at http://forums.arm.com

    I'm sorry, I'm mistake.

    My question is only by the multi-core system.
    The last example was not good.

    A suitable example :

    core0:
      SecureOS (I plan to create this.)
    core1:
      Non-secureOS (Linux)

    Is exclusive control required for PL310 between SecureOS and Non-secureOS?
    If true, do SpinLock need to implemented between SecureOS and Non-secureOS?
    Common memory required for SpinLock?

    And, one more question.

    If SecureOS uses L1-cache only(L1:cacheable L2:non-cacheable page),
    L2-cache-sync-operation require?

    For example (PL310 enabled)
    DMA transfer.
    1. write to normal-memory.
    2. DMB execute.
    3. write to DMA register(device-memory).
    4. DSB execute.
    Does PL310 always write in as turn? (1->3)
    Or Turn is not guaranteed?
Children
No data