• State Not Answered
  • Locked Locked
  • Replies 0 replies
  • Subscribers 347 subscribers
  • Views 876 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

MBIST test L1 and L2 cache

Ping L_0941

I am a software developer, and want to use MBIST to test L1 and L2 cache based on ARM Cortex-A72. however I do not know how to do, can you share me some demo or related documentations, TKS