I'm just trying to generate an FIQ from GIC .All the interrupts are by default grouped to Group0 and apart from setting FIQEn trying to understand what else needs to be configured..
Note that I'm assuming here that you're in the Secure world, seeing as you're setting GICC_CTLR.FIQEn.
Let's use interrupt ID #0 (an SGI) as the interrupt that you want to receive.
The process is very similar for PPIs and SPIs, with some additional steps:
Note that you can follow the above steps and then write to the corresponding bit in the corresponding GICD_ISPENDRn register to forcefully set the interrupt as pending.
Hope that helps,
What is the equivalent of GICC_CTLR.FIQEn when ICC_SRE_EL1 is turned on and we get System Register access.
Is it not needed, and the system simply uses SCR_EL3.FIQ to route?
View all questions in Embedded forum