Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Research Collaboration and Enablement
    • DesignStart
    • Education Hub
    • Innovation
    • Open Source Software and Platforms
  • Forums
    • AI and ML forum
    • Architectures and Processors forum
    • Arm Development Platforms forum
    • Arm Development Studio forum
    • Arm Virtual Hardware forum
    • Automotive forum
    • Compilers and Libraries forum
    • Graphics, Gaming, and VR forum
    • High Performance Computing (HPC) forum
    • Infrastructure Solutions forum
    • Internet of Things (IoT) forum
    • Keil forum
    • Morello Forum
    • Operating Systems forum
    • SoC Design and Simulation forum
    • 中文社区论区
  • Blogs
    • AI and ML blog
    • Announcements
    • Architectures and Processors blog
    • Automotive blog
    • Graphics, Gaming, and VR blog
    • High Performance Computing (HPC) blog
    • Infrastructure Solutions blog
    • Innovation blog
    • Internet of Things (IoT) blog
    • Operating Systems blog
    • Research Articles
    • SoC Design and Simulation blog
    • Smart Homes
    • Tools, Software and IDEs blog
    • Works on Arm blog
    • 中文社区博客
  • Support
    • Arm Support Services
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • Community Help
  • More
  • Cancel
Arm Community blogs
Arm Community blogs
SoC Design and Simulation blog Building CCIX products just got easier
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI and ML blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded blog

  • Graphics, Gaming, and VR blog

  • High Performance Computing (HPC) blog

  • Infrastructure Solutions blog

  • Internet of Things (IoT) blog

  • Operating Systems blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tags
  • Cadence Design Systems
  • partner
  • corelink interconnect
  • interconnect
  • corelink cmn-600
  • SoC Verification
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

Building CCIX products just got easier

Jeff Defilippi
Jeff Defilippi
May 16, 2017

Recently, Cadence Design Systems announced a suite of CCIX IP products which includes Controller, PHY and Verification IP. CCIX (pronounced “C6”) is an open coherent multichip standard that allows processors based on different instruction set architectures to extend the benefits of cache coherent, peer processing to acceleration devices including FPGAs, GPUs, network/storage adapters, intelligent networks and custom ASICs. 

The Cadence IP products build on top of their silicon proven PCIe Express Gen4 solution to provide the following critical capabilities for CCIX design and integration:

  • Controller IP – Provides the CCIX transaction and data link layers.
  • PHY IP – Provides the high performance SERDES physical layer supporting both PCIe Gen 4 speeds of 16Gbps and the CCIX speeds up to 25Gpbs.
  • Verification IP – Provides the necessary test infrastructure to verify CCIX designs.

When building a SoC, the new Cadence IP will be integrated with an on-chip interconnect such as the Arm CoreLink CMN-600 Coherent Mesh Network. The CoreLink CMN-600 is a highly scalable and configurable that blends compute, accelerators and IO within the SoC. The combination of IP allows silicon designers to build any number of high performance solutions ranging from a fixed function accelerator to smart network devices to high core counter servers. 

Leveraging PCle

Since CCIX leverages PCIe, the same pins, wires and links can be used in systems that support both protocols. This allows system designer the flexibility to connect legacy PCIe devices or take advantage of CCIX’s higher bandwidth, cache coherency and other performance benefits.

CCIX or PCle network

Now taking a closer look within a SoC, the simplified block diagram below illustrates how these new on-chip IP components enable CCIX. The example shows a 64 core mesh design with CMN-600 and 4 channels memory channels with CoreLink DMC-620 (Dynamic Memory Controller). 

CMN-600 and Cadence IP connectivity

Attached to one of the edge mesh cross point (XP) routers, you will see the PCIe + CCIX components with the CMN-600 and Cadence IP connectivity. On the CMN-600 side, there is a new Coherent Multichip Link (CML) to compliment the standard IO interface (RNI). The CML provides the CCIX protocol layer functionality and converts the on-chip AMBA 5 CHI protocol requests to CCIX.  The CMN-600 then connects to the Cadence IP transaction layers through AMBA AXI on the PCIe interface and through the new CXS (CCIX stream interface) on the CCIX interface. The PCIe or CCIX transactions layers send (or receive) the data transfers from a remote device over the high speed SERDES lanes running up to 25Gbps.   

Diagram illustrating Arm on-chip IP components enabling CCIX

Simplified block diagram illustrates how these new on-chip IP components enable CCIX

By leveraging existing PCIe infrastructure, the integration cost and risk of enabling CCIX is reduced dramatically and now with the Cadence IP available to complement the CoreLink CMN-600, a complete CCIX platform is ready and available for SoC designers. Here at Arm, we are looking forward to seeing what new products and performance points are achieved with CCIX and the new IP.

If you would like to find out more about CCIX please check out the following link.

CCIX Consortium

Anonymous
  • dirty_cache
    Offline dirty_cache over 5 years ago

    I thought CCIX was pronounced two zero nine?

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
SoC Design and Simulation blog
  • Arm Virtual Platform co-simulation solution accelerates SoC verification

    Daniel Owens
    Daniel Owens
    Avery Design Systems’ co-simulation design verification solution that integrates SystemC-based Arm virtual platforms with a SystemVerilog environment.
    • December 6, 2022
  • IP exchange and Cycle Models end-of-life update

    Gemma Platt
    Gemma Platt
    Arm Cycle Models and Arm IP Exchange are now End-of-Life, understand what this means to you.
    • May 25, 2022
  • Accelerate IP Selection with the New Arm IP Explorer

    Zach Lasiuk
    Zach Lasiuk
    The newly announced Arm IP Explorer platform represents a step-change in efficiency for the IP selection process when defining a custom System on Chip (SoC).
    • May 4, 2022