Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community blogs
Arm Community blogs
Architectures and Processors blog AMD’s Big Bet on ARM Powered Servers: Opteron A1100 Revealed
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded and Microcontrollers blog

  • Internet of Things (IoT) blog

  • Laptops and Desktops blog

  • Mobile, Graphics, and Gaming blog

  • Operating Systems blog

  • Servers and Cloud Computing blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tell us what you think
Tags
  • Cortex-A57
  • opteron
  • Cortex-A5
  • a1100
  • TrustZone
  • amd
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

AMD’s Big Bet on ARM Powered Servers: Opteron A1100 Revealed

wangyong
wangyong
August 12, 2014
Less than one minute read time.

It has been a full seven months since AMD released detailed information about its Opteron A1100 server CPU, and twenty two months since announcement. Today, at the Hot Chips conference in Cupertino, CA, AMD revealed the final pieces about its ARM powered server strategy headlining the A1100.

You can find more information from AnandTech Portal | AMD’s Big Bet on ARM Powered Servers: Opteron A1100 Revealed

seattle%20SOC.jpg

I am interested in the flowing questions,

1、Opteron A1100 uses eight Cortex-A57 consist of four A57 clusters, since one A57 cluster can contain up to four A57 cores, why A1100 doesn't use two A57 clusters and each cluster contains four A57 cores.

2、Cortex-A57 suppports TrustZone, but A1100 still uses Cortex-A5 to realize TrustZone. I guess the purpose of this design is to be compatible with other AMD SoCs which use x86 core as main CPU

and Cortex-A5 as TrustZone CPU.

What do you think about Opteron A1100?

Anonymous
Architectures and Processors blog
  • When a barrier does not block: The pitfalls of partial order

    Wathsala Vithanage
    Wathsala Vithanage
    Acquire fences aren’t always enough. See how LDAPR exposed unsafe interleavings and what we did to patch the problem.
    • September 15, 2025
  • Introducing GICv5: Scalable and secure interrupt management for Arm

    Christoffer Dall
    Christoffer Dall
    Introducing Arm GICv5: a scalable, hypervisor-free interrupt controller for modern multi-core systems with improved virtualization and real-time support.
    • April 28, 2025
  • Getting started with AARCHMRS Features.json using Python

    Joh
    Joh
    A high-level introduction to the Arm Architecture Machine Readable Specification (AARCHMRS) Features.json with some examples to interpret and start to work with the available data using Python.
    • April 8, 2025