Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums

Architectures and Processors forum

  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3579 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Forum FAQs 0

    • ARM Community
    8471 views
    0 replies
    Started over 4 years ago
    by Annie
  • Answered

    Enabling Arm CCA on Nvidia Jetson AGX Thor with Neoverse-V3AE CPU +1

    209 views
    1 reply
    Latest 1 day ago
    by Peter Harris Arm Employee Badge
  • Suggested Answer

    timing diagram 0

    • AMBA 5 CHI
    67 views
    1 reply
    Latest 3 days ago
    by Ben Hicks Arm Employee Badge
  • Answered

    Race Conditions in CXS interface protocol. Why? +1

    • CXS
    • Interface Bus Architecture
    62 views
    1 reply
    Latest 4 days ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    Race Conditions in CXS interface protocol. Why? 0

    • CXS
    • Interface Bus Architecture
    64 views
    0 replies
    Started 4 days ago
    by SY FPGA
  • Suggested Answer

    CPAKs: Cycle accurate simulator/emulator for a Cortex M4 processor based board 0

    • Cycle Performance Analysis Kits
    • Cortex-M4
    93 views
    2 replies
    Latest 4 days ago
    by Mustapha Ghliss
  • Not Answered

    DMA Controller PL230 - Representation of PL230_DMA_CHNL_BITS 0

    • Architecture
    • DMA Devices
    • PrimeCell µDMAController (PL230)
    72 views
    0 replies
    Started 7 days ago
    by hk_007
  • Not Answered

    Enabling CCA on NVIDIA Jetson AGX Thor with Neoverse-V3AE CPU​ 0

    • Neoverse V3
    • Security
    75 views
    0 replies
    Started 9 days ago
    by Junjie Huang
  • Not Answered

    Cortex-R52+ External abort pending 0

    • Cortex-R52+
    84 views
    0 replies
    Started 11 days ago
    by Changjiang
  • Not Answered

    Setting up cache coherent transactions using CCI-500 0

    • Cortex-A72
    • Cache coherency
    • ACE
    • ACE-Lite
    • CoreLink CCI-500 Cache Coherent Interconnect
    94 views
    0 replies
    Started 13 days ago
    by Salkin
  • Not Answered

    ARM v8 SMMU Stage 2 translation fails 0

    • SMMUv3
    • Armv8-A
    387 views
    7 replies
    Latest 14 days ago
    by Dileep D R
  • Not Answered

    How to Define msi_msg for Software-Generated Interrupts with GICv3 ITS? (linux kernel 6.12.y) 0

    • GICv3/v4
    • CoreLink GIC-600 Generic Interrupt Controller
    132 views
    1 reply
    Latest 14 days ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    what is difference between read unique and clean unique? 0

    78 views
    0 replies
    Started 15 days ago
    by Tom T
  • Suggested Answer

    Clock Gating Cell Missing Module 0

    • Clocking Structures & Timing Mechanisms
    258 views
    3 replies
    Latest 19 days ago
    by Mahmood Yakub Arm Employee Badge
  • Not Answered

    CMSDK Compile Error for Cortex-M0 0

    63 views
    0 replies
    Started 19 days ago
    by Alarik Unggul Yudhatama Sukadis
  • Suggested Answer

    order problem 0

    • AXI4
    346 views
    5 replies
    Latest 20 days ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    axi ID problem 0

    84 views
    0 replies
    Started 21 days ago
    by Tom T
  • Suggested Answer

    Interrupt table and handling in cortex-m0+ assembly 0

    • Cortex-M0+
    • Arm Assembly Language (ASM)
    158 views
    1 reply
    Latest 26 days ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    AArch64 - VMSAv8 - TLB - Where to store the ASID in block/page table entry 0

    • AArch64
    • Memory Management Unit (MMU)
    276 views
    1 reply
    Latest 28 days ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Armv7-a TrustZone cps instruction Question 0

    429 views
    5 replies
    Latest 1 month ago
    by Martin Weidmann Arm Employee Badge
>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone