Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Forums
Forums

Architectures and Processors forum

  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3654 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Suggested Answer

    Normal World-Realm World and RME-RMM architecture 0

    228 views
    2 replies
    Latest 8 hours ago
    by Shizhe Yang
  • Not Answered

    Multiple issues with Saturating Instructions Chapter in all DGUG for Cortex-M 0

    • Cortex-M
    108 views
    0 replies
    Started 20 hours ago
    by Jesse Silverman
  • Not Answered

    Agilex 5 AXI Throughput 0

    111 views
    0 replies
    Started 1 day ago
    by Eric Opitz
  • Answered

    ADIv5 CTRL/STAT TRNCNT field width clarification 0

    • SWD
    • Arm Debugger
    196 views
    1 reply
    Latest 6 days ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Exclusive load and stores require enabled caches on real hardware (Raspberry Pi 3b+ - Cortex-A53) 0

    233 views
    1 reply
    Latest 6 days ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    CORTEX R5 TCM ECC ERROR ISR NOT working 0

    548 views
    0 replies
    Started 20 days ago
    by Subbu
  • Suggested Answer

    AMBA CHI: How does an RN System Address Map (SAM) route transactions to a remote die via a C2C bridge? 0

    591 views
    1 reply
    Latest 25 days ago
    by Simone Secchi Arm Employee Badge
  • Answered

    about writing to GIC ICC_AP0Rn and ICC_AP1Rn 0

    • GICv3/v4
    490 views
    1 reply
    Latest 25 days ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    How request node handle snoop transaction before it receives DataSepResp of last transaction in CHI specification? 0

    • AMBA 5 CHI
    402 views
    0 replies
    Started 28 days ago
    by Dong Luo
  • Answered

    GCC support for R52plus+fpuv5-sp-d16 +1

    719 views
    4 replies
    Latest 1 month ago
    by chong wang
  • Suggested Answer

    How to obtain the "Bare metal example" mentioned in the document "Learn the architecture - AArch64 virtualization Guide" 0

    515 views
    1 reply
    Latest 1 month ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Armv7-M architecture reference manual chapter a3 is the title written incorrectly? 0

    • CPU Architecture
    • Armv7-M
    1101 views
    0 replies
    Started 1 month ago
    by Kaze
  • Answered

    How to prevent Non-Secure Unprivileged (nonPriv) code from executing SG instructions to enter TrustZone-M Secure World? 0

    • TrustZone for Armv8-M
    1074 views
    2 replies
    Latest 1 month ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    Cortex-M0+: disable all interrupts except N (or >=N priority) without BASEPRI 0

    • Cortex-M0+
    1888 views
    0 replies
    Started 2 months ago
    by Michael Rodriguez
  • Not Answered

    From Free Bird to Jailbird: The Physical Shackle for Agentic AI. Hardware-enforced AI confinement via ARMv9-A CCA. 0

    4376 views
    4 replies
    Latest 2 months ago
    by Alexander Colclough
  • Not Answered

    Cortex-M3/M4 Benchmark Anomaly: Why is Code in Flash faster than Code in SRAM? 0

    976 views
    0 replies
    Started 2 months ago
    by d d
  • Not Answered

    Cortext-M33 instruction cycle 0

    687 views
    0 replies
    Started 2 months ago
    by Stom
  • Answered

    Figure B2.1 in CHI Spec Issue G 0

    1146 views
    1 reply
    Latest 3 months ago
    by Ben Hicks Arm Employee Badge
  • Answered

    Realtime differences between Cortex-R and M and Hardware Features 0

    • Cortex-R52
    • Architecture
    • Cortex-R
    • Cortex-M7
    • Cortex-R5
    • Real-Time
    • Cortex-M
    • Cortex-M33
    2088 views
    2 replies
    Latest 3 months ago
    by 42Bastian Schick
  • Suggested Answer

    Bit Trimming - A New Approach For The Optimization of Thumb 32-Bit x 32-Bit --> (top) 32-bit Calculations 0

    • Cortex-M0
    • Cortex-M0+
    2661 views
    4 replies
    Latest 3 months ago
    by 42Bastian Schick
>