Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community blogs
Arm Community blogs
Architectures and Processors blog Utilizing Features in an ARM Cortex-M Processor to Create Robust Systems
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded and Microcontrollers blog

  • Internet of Things (IoT) blog

  • Laptops and Desktops blog

  • Mobile, Graphics, and Gaming blog

  • Operating Systems blog

  • Servers and Cloud Computing blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tell us what you think
Tags
  • techcon2014
  • mpu
  • Cortex-M
  • hardfault_handler
  • hardfault
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

Utilizing Features in an ARM Cortex-M Processor to Create Robust Systems

Brad Nemire
Brad Nemire
November 11, 2014
Less than one minute read time.

The ARM Cortex-M Processor Series have a number of built-in features that can enable software developers to create reliable systems. For example, the Memory Protection Unit (MPU), shadow stack pointer and fault exception handling can, for example, prevent a single error event from manifesting into a complete system failure. The fault detection features enables a number of error conditions to be detected, and the fault exception handlers can then be used to handling the errors, or to provide diagnostic information to help debug the situations. In this presentation, various usage models for the MPU and various stack configuration techniques are covered, and various considerations for creating a HardFault exception handler for systems with high reliability is also considered.

This presentation by jyiu (Senior Embedded Technology Specialist, ARM) and wintercham (CPU Product Manager, ARM) explains various usages of the Memory Protection Unit (MPU) in different embedded systems, how to setup the stack and what software developers need to consider when creating a HardFault Handler in their application codes.

Have a question for Joseph? Be sure to add your question to this blog Interview and Question Time with Joseph Yiu

 
Utilizing_Features_in_a_Cortex_M_Processor_to_Create_Robust_System.pdf
Anonymous
  • Gopal Amlekar
    Gopal Amlekar over 10 years ago

    Is there any audio recording of this session? Would be good to listen to the explanation.

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
Architectures and Processors blog
  • Introducing GICv5: Scalable and secure interrupt management for Arm

    Christoffer Dall
    Christoffer Dall
    Introducing Arm GICv5: a scalable, hypervisor-free interrupt controller for modern multi-core systems with improved virtualization and real-time support.
    • April 28, 2025
  • Getting started with AARCHMRS Features.json using Python

    Joh
    Joh
    A high-level introduction to the Arm Architecture Machine Readable Specification (AARCHMRS) Features.json with some examples to interpret and start to work with the available data using Python.
    • April 8, 2025
  • Advancing server manageability on Arm Neoverse Compute Subsystem (CSS) with OpenBMC

    Samer El-Haj-Mahmoud
    Samer El-Haj-Mahmoud
    Arm and 9elements Cyber Security have brought a prototype of OpenBMC to the Arm Neoverse Compute Subsystem (CSS) to advancing server manageability.
    • January 28, 2025