

# The Case for Labeled Computer Architecture

# Yungang Bao ICT, CAS

#### 2018-9-19 **@ ARM Research Summit**

# A Brief Intro of ICT



- Institute of Computing Technology (ICT) founded in 1956
- ICT made many "The 1<sup>st</sup>" in China's computer history
  - The 1<sup>st</sup> digital computer, 103 (1958)
  - The 1<sup>st</sup> vector supercomputer, 757 (1983)
  - The 1<sup>st</sup> SMP server, Dawning-1 (1993)
  - The 1<sup>st</sup> general-purpose CPU, Loongson (2001)
  - The 1<sup>st</sup> DNN accelerator, DianNao (2014)












#### Lenovo & Dawning

- ICT founded Lenovo in 1984 (\$65B)
- ICT founded Dawning in 1995 (\$4B)



#### **Recent Startups**

 Cambricon, focusing on AI accelerators, founded in 2016 (Unicorn, \$2.5B)












#### Labeled Computer Architecture

New Interfaces of Conveying High-level Information to the Hardware

> Virtualization Quality of Service Security

# **Performance Variation (1)**


#### Run a program for 10000 times




# **Performance Variation (2)**

- Run a service on a Google's datacenter
  - Process 10000 requests

#### Dist. of Res. Time



# **A Typical Google's Server**




Sharing!

J. Dean, Achieving Rapid Response Times in Large Online Services, talk at Berkeley, 2012.

# **Unmanaged Sharing**

#### **Read 4KB data from DRAM**

# <section-header>




#### It's everywhere

#### SMT, LLC, DRAM, Network etc.

websearch	5%	10%	15%	20%	25%	30%	35%	40%	45%	50%	55%	60%	65%	70%	75%	80%	85%	90%	95%
LLC (small)	134%	103%	96%	96%	109%	102%	100%	96%	96%	104%	99%	100%	101%	100%	104%	103%	104%	103%	99%
LLC (small)	152%	106%	99%	99%	116%	111%	109%	103%	105%	116%	109%	108%	107%	110%	123%	125%	114%	111%	101%
LLC (big)	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%		>300%		264%	222%	123%	102%
DRAM	>300%	>300%	>300%	Contraction of the local division of the loc	The second second second	>300%	>300%	>300%	>3000	>300%	>300%	>300%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	>300%	>300%	270%	228%	122%	103%
HyperThread	81%	109%	106%	106%	104%	113%	106%	114%	113%	105%	114%	117%	118%	119%	122%	136%	>300%		>300%
CPU power	190%	124%	110%	107%	134%	115%	106%	108%	102%	114%	107%	105%	104%	101%	105%	100%	98%	99%	97%
Network	35%	35%	36%	36%	36%	36%	36%	37%	37%	38%	39%	41%	44%	48%	51%	55%	58%	64%	95%
brain	158%	165%	157%	173%	160%	168%	180%	230%	>300%	>300%	>300%						>300%		>300%
ml_cluster	5%	10%	15%	20%	25%	30%	35%	40%	45%	50%	55%	60%	65%	70%	75%	80%	85%	90%	95%
LLC (small)	101%	88%	99%	84%	91%	110%	96%	93%	100%	216%	117%	106%	119%	105%	182%	206%	109%	202%	203%
LLC (med)	98%	88%	102%	91%	112%	115%	105%	104%	111%	>300%	282%	212%	237%	220%	220%	212%	215%	205%	201%
LLC (big)	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	276%	250%	223%	214%	206%
DRAM	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	287%	230%	223%	211%
HyperThread	113%	109%	110%	111%	104%	100%	97%	107%	111%	112%	114%	114%	114%	119%	121%	130%	259%	262%	262%
CPU power	112%	101%	97%	89%	91%	86%	89%	90%	89%	92%	91%	90%	89%	89%	90%	92%	94%	97%	106%
Network	57%	56%	58%	60%	58%	58%	58%	58%	59%	59%	59%	59%	59%	63%	63%	67%	76%	89%	113%
brain	151%	149%	174%	189%	193%	202%	209%	217%	225%	239%	>300%	>300%	279%	>300%	>300%	>300%	>300%	>300%	>300%
memkeyval																			
	5%	10%	15%	20%	25%	30%	35%	40%	45%	50%	55%	60%	65%	70%	75%	80%	85%	90%	95%
LLC (small)	115%	88%	88%	91%	99%	101%	79%	91%	97%	101%	135%	138%	148%	140%	134%	150%	114%	78%	70%
LLC (med)	209%	148%	159%	107%	207%	119%	96%	108%	117%	138%	170%	230%	182%	181%	167%	162%	144%	100%	104%
LLC (big)	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	280%	225%	222%	170%	79%	85%
DRAM	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	252%	234%	199%	103%	100%
HyperThread	26%	31%	32%	32%	32%	32%	33%	35%	39%	43%	48%	51%	56%	62%	81%	119%	116%	153%	>300%
CPU power	192%	277%	237%	294%	>300%	>300%	219%	>300%	292%	224%	>300%	252%	227%	193%	163%	167%	122%	82%	123%
Network	27%	28%	28%	29%	29%	27%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%
brain	197%	232%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%

Lo et al. Heracles: Improving Resource Efficiency at Scale, ISCA, 2015.


### **Google's Efforts in Software Stack**



[1] J. Dean, L. Barroso, "The tail at scale", Communication of the ACM, Feb. 2013.
[2] J. Dean, "Achieving Rapid Response Times in Large Online Services", talk at Berkeley, 2012.
[3] Abhishek Verma et al., Large-scale cluster management at Google with Borg, EuroSys, 2015.

#### **Utilization v.s. User Experience**


- Utilization: **30%→70%**
- 99<sup>th</sup> %ile tail latency increases: **10x**



#### Memcached

R. Kapoor et al. Chronos: Predictable Low Latency for Data Center Applications, SOCC, 2012.


#### Variable End-to-End Latency



L. Ravindranath et al., Timecard: Controlling User-Perceived Delays in Server-Based Mobile Applications, SOSP, 2013.


#### **Negative Impact on Real-time Systems**

 Aviation: leave one active core, turn off other cores




http://ukaerodynamics.co.uk/the-aerodynamics-basics/

Smartphone:
 Overprovision
 resources



# More Hardware Support Needed



Modern challenges in CPU design

- Isolating programs from each other on a shared server is hard
- As an industry, we do it poorly
  - Shared CPU scheduling
  - Shared caches
  - Shared network links
  - Shared disks
- More hardware support needed
- More innovation needed

#### Intel's RDT

- In April 2016, Intel released Resource Director Technology (RDT)
  - Cache Monitoring Technology (CMT)
  - Cache Allocation Technology (CAT)
  - Memory Bandwidth Monitoring(MBM)
  - Code and Data Prioritization (CDP)



https://www.intel.com/content/www/us/en/architecture-and-technology/resource-director-technology.html
 Improving Real-Time Performance by Utilizing Cache Allocation Technology, Intel Corporation, Apr 2015.

#### **ARM's MPAM**

#### ARM is catching up: Memory Partition and Monitoring (MPAM)


#### Memory Partitioning and Monitoring (MPAM)

Armv8.4-A adds a feature called Memory Partitioning and Monitoring (MPAM). This has several uses.

One use case is enabling hypervisors to monitor and control how virtual machines are using the memory of a system and communicating with other system components. This means that the hypervisor can limit the memory system performance impact of one virtual machine on other virtual machines, just as it may limit the number of cores or amount of DRAM that can be allocated by a virtual machine.

Another use case is outside of hypervisors. Here MPAM can be used to provide more memory bandwidth to foreground tasks, as opposed to background tasks.

# **Academy's Efforts**



#### 21<sup>st</sup> Century Computer Architecture

A community white paper


May 25, 2012

#### **Crosscutting Interfaces**

Current computer architectures define a set of interfaces that have evolved slowly for several decades. These interfaces—e.g., the Instruction Set Architecture and virtual memory—were defined when memory was at a premium, power was abundant, software infrastructures were limited, and there was little concern for security. Having stable interfaces has helped foster decades of evolutionary architectural innovations. We are now, however, at a technology crossroads, and these stable interfaces are a hindrance to many of the innovations discussed in this document.

Better Interfaces for High-Level Information. Current ISAs fail to provide an efficient means of capturing software-intent or conveying critical high-level information to the hardware. For example, they have no way of specifying when a program requires energy efficiency, robust security, or a desired Quality of Service (QoS) level. Instead, current hardware must try to glean some of this information on its own—such as instruction-level parallelism or repeated branch outcome sequences—at great energy expense. New higher-level interfaces are needed to encapsulate and convey programmer and compiler knowledge to the hardware, resulting in major efficiency gains and valuable new functionality.

"New, high-level interfaces are required to convey programmer and compiler knowledge to the hardware."





#### **SDN Research @ Princeton**

Prof. Jenifer Rexford




Prof. David Walker






#### A Network Programming Language




Xin Jin




#### Labeled Network

- Fine-grain : every packet has a label
- Semantics : correlate labels with users' demand
- Propagation : propagate labels in a whole network
- DiffServ : process packets differentiately based on labels; <u>SDN further provides programmability</u>




# Reconstruct a computer **Ves** as an SDN network?

• Hardware components communicate via internal packets, e.g., PCIe packets, NoC packets, QPI packets



# Labeled von Neumann Architecture (LvNA)

- Fine-grain : attach a label to each memory and I/O request
- Semantics : correlate labels with VM/Proc/Thread/Var
- **Propagation** : propagate labels in a whole machine
- Programmable label control logic (CL): provide differentiated services based on different label-indexed rules



Bao and Wang, Labeled von Neumann Architecture for Software-Defined Cloud, Journal of Computer Science and Technology, 2017 Vol. 32 (2): 219-223.

# **Revisiting Tagged Architecture**

- In 1973, Feustel proposed **Tagged Architecture** to replace <u>von Neumann architecture</u>
- All data elements are assigned with <u>a type tag</u>
- Tags are <u>stored in memory</u>
- Tags <u>trigger trap</u> to process

#### **Too complicated to impl**



Edward A. Feustel Rice Univ.

On The Advantages of Tagged Architecture


EDWARD A. FEUSTEL


int:	integer
real:	real number
long int:	double-precision integer
long real:	double-precision real
complex:	single-precision complex
long complex:	double-precision complex
undf:	undefined
mixed:	mixed types (indirect only)
char:	character (indirect only)
Bool:	Boolean (indirect only)
vec:	vector of
ref:	reference to
label:	label in <i>i</i> th environment
matrix:	matrix of

### LvNA's Principles

#### **Minimal intrusion to the existing architecture**

- **#1:** Labels should be as simple as possible
- **#2:** Labels are stored in requests rather than in memory
- **#3:** Control logics (CLs) reside in datapaths







Monitoring & Interrupts

Ma et. al, Supporting Differentiated Services in Computers via Programmable Architecture for Resourcing-on-Demand (PARD), *ASPLOS*, 2015


#### **Registers to store labels**




# **Assign Entities w/ Labels**



## **Label Propagation**




#### **Programmable Control Logic**



#### **Attempt 1: MCU-based CL**

**Replacement Processor** 

rbput rb0, s0 # send out request



Ma et. al, A Programmable Data Plane Design in Computer Architecture, Journal of Computer Research and Development, 2017


#### **Attempt 2: Tables as CL**

Parameter Table							
DS-id1	Param1	Param2					
DS-id <sub>2</sub>	Param1	Param2					
DS-id <sub>3</sub>							

Cache	Contro	ller
	•••••	

Statistics Table							
DS-id₁	Stat1	Stat2					
DS-id <sub>2</sub>	Stat1	Stat2					
DS-id₃							


#### **Memory Controller**




#### **Platform Resource Manager (PRM)**

═>**▲│**▲ ═>‰

- Connect all control logics
- Run Linux-based firmware
- Abstract CLs as files



# Implementation



34

#### Labeled RISC-V RISC-V

- 4 core/16-way L2\$/DRAMCtrler/1GbE
- Run on different FPGAs




**Digilent Zedboard** 

#### Xilinx ZCU102




Fidus Sidewinder-100



Yu et al.,, Labeled RISC-V: A New Perspective on Software-Defined Architecture. Workshop on Computer Architecture Research with RISC-V (CARRV), 2017

#### 8-node FlameCluster Prototype

- Each node: Labeled RISC-V
- Run Linux, Ceph Client, labeled TCP/IP Stack






### **Berkeley's FireSim**

FireSim
 Easy-to-use FPGA-accelerated
 Cycle-accurate Hardware Simulation

	FireSim	FlameCluster
ISA	RISC-V	RISC-V
CPU Core	Rocket/Boom	Rocket + Labled
Frequency	Core : 150MHz System : 3.4Mhz	Core : 100MHz System : 100MHz
Platform	Amazon F1 FPGA Cloud	FPGA Box
Scale	1-4096 cores	1-32 cores
OS	Linux	Linux



### **Demo 2 : Performance Isolation**


 Cache partitioning based on labels

 Control memory BW based on labeled token buckets



Low Pri App


Core 1




Hi Pri App

Core 0

### **Performance Evaluation**



### **Automated LLC Management**



100%

80%

60%


40%

20%

0%

Solo


- $\Delta HitRate = 0.4\%$
- Save ~30% of LLC for Bzip2



After adjusted

### **Dynamic Auto-adjust**


### **Taping out Labeled RISC-V**



https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf

### **HW: New Functionality**

- Add new functionality into CL
  - Encryption/Decryption, Compression, Virtualization, Monitoring, ...






 Prof. Sally McKee's group is working on security based LvNA


## **Fine-grained labeling**

- Process (w/ Cgroup)
  - Process/container-level Finished
  - Thread-level
- Address space
  - Function-level
  - Object-level



dsid	start	end
1	0x8000	Oxffff
3	0x2000	0x27ff

Address space labeling



## **Fine-grained labeling**

### Address space labeling

- Function-level
- Object-level

dsid	start	end
1	0x8000	Oxffff
3	0x2000	0x27ff

### A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory

#### Nandita Vijaykumar

Abhilasha Jain, Diptesh Majumdar, Kevin Hsieh, Gennady Pekhimenko Eiman Ebrahimi, Nastaran Hajinazar, Phillip B. Gibbons, Onur Mutlu






**NVIDIA** 



**Zürich** 

ISCA 2018 Lightning Talk: Expressive Memory



### Programming

- New programming model for expressing **QoS/timing/security requirements** 
  - Compilers translate requirements into label-based rules.

**Binary** 

call sort

sort();

dsid

1

3

end


Oxffff

**0x27ff** 

start

0x8000

0x2000



### Tutorial @ ISCA 2018

<u>http://sdc.ict.ac.cn/isca2018-tutorial/</u>

#### The case for Labeled von Neumann Architecture

(LvNA)

Sunday, June 3, 2018 8:20 AM - 12:00 PM Los Angeles, California




#### **Good News**

We will provide FPGA remote access for audiences during this tutorial! Please prepare your notebook with an SSH client.

#### Abstract

Conventional instruction set architecture (ISA) defines the functional abstraction between software and hardware. Contemporary hardware design focuses on two goals. One is to implement ISA correctly to support the running of applications. Another is to optimize datapath to make applications run faster.

### Conclusion




- LvNA: a concept of software-defined architecture
- Labeled RISC-V: an implementation of LvNA

## **Building Systems is Fun**

### Building systems that will fail

"It almost goes without saying that ambitious systems never quite work as expected. Things usually go wrong, sometimes in dramatic ways."

-- Fernando J. Corbató



### • Building systems that really work

"We built an initial prototype, putting in the first 90% of the effort required to create a real system and ... to make INGRES really work."

-- Michael Stonebraker



### Acknowledgement



(2014) from left: Zhicheng Yao, Pin Li, Cong Wang, Yungang Bao, Xusheng Zhan, Jin Xin, Kai Li (visiting), Yupeng Li, Xiufeng Sui, Jiuyue Ma, Tianni Xu, Yupeng Qu, Bowen Huang




(2016) from left: Yungang Bao, Wenjie Li, Zhicheng Yao, Wenbin Lv, Zhiyuan Yan, Han Xue, Tianni Xu, Jin Xin, Yuan Xu, Sa Wang, Zihao Yu, Bowen Huang, Xusheng Zhan

And many others members who are not in the photos, as well as Ninghui Sun, Zhiwei Xu, Lixin Zhang


# Thanks

## **Overhead: Latency Analysis**

 Memory controller: CL reduces queuing delay of high priority requests by 6X, increases that of low-pri by 33%




 Cache: CL does not add extra latency




## **Cache CL latency analysis**

CL operations are hidden in the pipeline



### **Open Sourced Chips**



### **Already Open Sourced**

+ http://github.com/LvNA-system/labeled-RISC-V

### 5 Steps to use Labeled RISC-V

- 1. Get a Xilinx Development Board (VC709, ...)
- 2. Download Labeled RISC-V from github
- 3. Burn the bit file to FPGA
- 4. Launch Linux on RISC-V
- 5. Run applications



**Digilent Zedboard** 

Xilinx ZCU102



Fidus Sidewinder-100

