




ARM Research Summit 2018

# **AMVP – An ARM Multicore VP using Parallel SystemC**

Jan Henrik Weinstock, 18.09.2018

# Virtual Platforms (VPs)

- Simulator that mimics a real hardware platform
  - Accuracy depends on modeling detail
  - Executes unmodified target binary
- Benefits over a hardware prototype
  - Early availability: HW/SW Co-Design
  - Efficient redistribution to SW developers
  - Enables non-intrusive system introspection
- VPs are typically built using SystemC
  - Integrates C/C++ component models
  - High execution speed





Example VP Graphical User Interface

# VP Simulation Performance


- Example: UC/MC VP performance (MIPS)

- Target SW: COREMARK/Linux
- Test single/dual/quad core systems
- In-house Instruction Set Simulator (ISS)
- OSCI/Accellera<sup>1</sup> SystemC kernel




# QEMU and SystemC


- QEMU only models conventional UP/SMP/HMP designs
  - Supports ARMv7, ARMv8, Thumb, Thumb2, NEON, VFPv2/3/4 ...
  - Boots Linux/Android
  - Open Source
- Approaches to couple QEMU and SystemC:




Conventional<sup>[1]</sup>



GreenSoCs<sup>[2]</sup>



~FastModels<sup>[3]</sup>



This Work


[1] Fabrice Bellard, <http://www.qemu-project.org>

[2] GreenSoCs Ltd., <http://www.greensocs.com>

[3] ARM Holdings plc, <http://developer.arm.com/products/system-design/fast-models>


# QEMU Multiple Instantiation

- Convert QEMU into a shared library
- Load multiple copies to replicate global state
  - **dlopen** loads the same lib into separate namespaces
- Copies must be linked symbolically
  - Resolve symbols at link time (instead of load time)




# Parallel Quantum

- Model built-in Parallelism
  - Activate via model property
  - Synchronous Transactions
  - Less code to maintain
  - 2.9k vs 40k LoC (SCope<sup>[1]</sup>)



## Threads Controlflow



# Exclusive Memory Access

- Thread-safe implementation of **ldrex** and **strex** needed
  - **ldrex** creates load-link (LL) at **addr**
  - LL breaks upon read/write to **addr**
  - **strex** only stores if LL still present

```
atoinc:
    ldrex r0, [addr]
    add r0, r0, #1
    strex r0, r1, [addr]
    cmp r1, #0
    bne atoinc
```


Example: atomic increment using LL/SC

- **Problem:** Intel (x86) has no matching atomic instructions (only CAS)
  - Option 1: deny DMI access to LL regions → transaction tracing
  - Option 2: retain DMI and emulate **as good as possible** → ABA Problem

Load-Linked (ldrex)	Store-Conditional (strex)
<pre>uint32_t data; memcpy(&amp;data, ptr + addr, 4); core0.Link_addr = addr; core0.Link_data = data; return data;</pre>	<pre>if (addr != core0.Link_addr)     return false; else     return cas(dmi_ptr + addr,               core0.link_data,               data);</pre>

# AMVP – Platform Overview


- Quad-core Cortex A9 SMP Design



- Software

- Linux Kernel
- Busybox initrd
- Dhrystone

```
TCP: established hash table entries: 2048 (order: 0, 8192 bytes)
TCP: bind hash table entries: 2048 (order: 1, 16384 bytes)
TCP: Hash tables configured (established 2048 bind 2048)
TCP: reno registered
UDP: hash table entries: 256 (order: 0, 8192 bytes)
UDP-Lite hash table entries: 256 (order: 0, 8192 bytes)
NET: Registered protocol family 1
RPC: Registered named UNIX socket transport module.
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
RPC: Registered tcp NFSv4.1 backchannel transport module.
futex hash table entries: 1024 (order: 1, 16384 bytes)
Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
of serial 90000000.serial: ttyS0 at MMIO 0x90000000 (irq
0) is a 16550A
console [ttyS0] enabled
console [ttyS0] enabled
bootconsole [uart0] disabled
libphy: ethoc-mdio: probed
NET: Registered protocol family 17
Freeing unused kernel memory: 788K (c0218000 - c0aac000)
Please press Enter to activate this console.
```



- — □ TLM connection
- - - ○ sc\_signal<bool>



# Single Threaded Performance

---

- Dhrystone Benchmark (scattered bare metal, 4.000.000 runs per core)

# Single Threaded Performance


---

- SMP Linux Boot Benchmark (power on → login prompt)

# Parallel Performance

---

- SCope<sup>[1]</sup> (4 Threads), Parallel Quantum (4 + 1 Threads) vs. OSCI baseline



# Summary & Outlook

---

- Sequential Operation

- AMVP is sufficiently detailed to boot and run a realistic OS (Linux)
- AMVP reaches 100+ MIPS for computational workloads and large quanta ( $\geq 100\mu\text{s}$ )
- Future work: test ARMv8 (supported by QEMU, but `ldrex/strex` need more work)

- Parallel Operation

- Using four worker threads, speedups between 2.5x and 3.2x have been demonstrated

Methodology	SCode Kernel	Parallel Quantum
# Threads	4	5
Speedup Dhrystone	2.8x	2.5x (~11% slower)
Speedup Linux	3.2x	2.6x (~19% slower)
LoC	~40.000	~2900 (~92% less)