Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community blogs
Arm Community blogs
SoC Design and Simulation blog Musings about Moore's Law and future technology
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded and Microcontrollers blog

  • Internet of Things (IoT) blog

  • Laptops and Desktops blog

  • Mobile, Graphics, and Gaming blog

  • Operating Systems blog

  • Servers and Cloud Computing blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tags
  • design
  • moore
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

Musings about Moore's Law and future technology

Greg Yeric
Greg Yeric
February 13, 2014
1 minute read time.

  Moores_Law_Escalator.png

     Photo modified by Greg Yeric from original by Eric Fischer.


I was recently invited to add some thoughts on technology scaling over at Ed Sperling's excellent semiengineering site.   Here is what I came up with:

What Goes Around Comes Around:   Moore's Law at 10nm and Beyond

The gist of my article is captured in the (slightly altered) photo above:   For an incredibly long time, chip designs have benefited from the amazing progress that is Moore's Law, and then by association Dennard scaling.   It's been kind of like 49 years of being able to use an escalator, but now we find that convenience we've come to expect isn't working and now we have to use the stairs.   And by "we" I mean designers in concert with semiconductor technologists, in an exercise often termed Design-Technology Co-Optimization.  DTCO is one of the areas of our R&D group here at ARM, and I talk about some specific technology scaling issues in the article.    

I was running a little tight on space for the article, and given the readership over at Semiengineering, I took the liberty to use a number of terms without defining them very well.   Give it a read, and send me a question if something is not clear.  As this is my first post on the ARM Connected Community, I'll be endeavoring from here on out to keep providing information along these lines, and about semiconductor technology trends in general, but here I'll take the time to explain things a bit better.   Just like systems engineers have to slow down when they talk to me .


"cheers" (that's in the article)

- Greg

Anonymous
  • Greg Yeric
    Greg Yeric over 11 years ago

    You got it!   Actually I was referring to the barely-legible plaque on the escalator.   "Dennard & Strutt Escalators, Inc.".    Dennard being the one who set the rules for transistor power and performance scaling, and John William Strutt, who became the 3rd Baron Rayleigh.   Rayliegh set down the rules for the feature sizes you can print given a certain wavelength of light.   Unfortunately, we stopped being able to use smaller wavelengths of light many moons ago.  We've been stuck with 193nm wavelength light, and with some amazing ingenuity and raw computing power, we somehow print features that are almost 10 times smaller than that now!   An interesting piece of trivia:   Lord Rayleigh was awarded the 1904 Nobel Prize in Physics, not for his reasearch into light but for the discovery of the element Argon.  The trivia being that the 193nm light we depend on for all modern computer chips uses an Argon Fluoride laser. 

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • Alban Rampon
    Alban Rampon over 11 years ago

    You mean the delayed EUV train? Or would it be a reference to the optical/ practical limitations with Baron Rayleight?

    I'm trying

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • Rhonda Dirvin
    Rhonda Dirvin over 11 years ago

    Hi gregyeric I have no idea on your challenge question but really resonated with your escalator analogy as it relates to Moore's law.  Thanks for better explaining where we are as an industry today!

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • Greg Yeric
    Greg Yeric over 11 years ago

    Challenge question:   Notice the manufacturer of the escalator that broke down.     I already gave away Dennard via hyperlink.  Anyone know the other name?  It's purposefully obtuse.

    I suppose the reward for first answer should be a beer, given the nature of the article.

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
SoC Design and Simulation blog
  • Performance verification with AMBA Viz

    Tony Nip
    Tony Nip
    Run consistent latency and bandwidth checks on CMN interconnects using AMBA Viz’s new performance script—no API expertise needed.
    • June 30, 2025
  • Understanding Scandump: A key silicon debugging technique

    Vincent Yang
    Vincent Yang
    Scandump is highly effective in silicon debugging as it can capture most internal states through scan chains, making it invaluable in diagnosing silicon issues.
    • June 5, 2024
  • Introduction to AMBA Viz

    Tony Nip
    Tony Nip
    AMBA Viz enables faster debug and performance analysis for cycle-accurate simulation and emulation, even for complex interconnects and AMBA bus protocols.
    • May 31, 2024