



life.augmented



# VLSI Introduction: Idea to product flow

Mukesh Chopra, Ashish Kumar Sharma



arm  
Education



life.augmented

Supported by

cadence®

# Presenters



- **Mukesh Chopra** – Director, Microcontroller & Discrete ICs Group (MDG) R&D India STMicroelectronics
- With 20+ years in semiconductor industry (VLSI & Software), Mukesh has strong Leadership acumen having a rich experience across SOC development cycle including SOC design & verification, Subsystem/IP development, System level design, Design methodology & Foundation library development.
- He has contributed to products ranging from 0.18um to 5nm technologies in consumer, automotive, industrial & storage domains. In addition, he has actively participated in International Standardizing bodies.
- Led several cross-functional and global task forces, driven EDA partnerships to solve complex organizational and technical challenges.



- **Ashish Kumar Sharma** – IP Sourcing – MDG GPM IDC, STMicroelectronics
- Ashish is managing IP Sourcing for General Purpose Micro (GPM) products in ST, Greater Noida. With 22+ years of experience, he has experience doing things in verification, design, architecture domain from scratch.
- Has deep expertise in architecture definition, planning, execution, resource management, risk mitigation, strategy loop development and deployment, cross functional working with various stakeholders, customer interaction, managing teams across different sites.
- A recognized leader is a pro on cross vertical coherence, diversity, collaborative leadership and deploying processes to attain reliability-repeatability-consistency and sustainability.

# Agenda

1 VLSI Industry Overview

2 Building Blocks

3 Beyond Moor's

4 Let's see product design flow

5 How to be part of semiconductor industry

# VLSI Industry overview



# Semiconductors industry is an industry built on sand





# Semiconductor Ecosystem

## Semiconductor Value Chain



# Semiconductor and Geopolitics

FORBES > INNOVATION > AI

## The Geopolitics Of AI Chips Will Define The Future Of AI

INTERVIEW

### Why semiconductors are central to world economy, geopolitics

Geopolitics Distorting Chip Market, Analysis  
Locating Fabs Locally No Guarantee  
Competitive Edge: TSMC CEO On 'D  
Taiwanification' Of Semiconductor Industry

### From chip shortages to global chess: Geopolitical struggles are reshaping the semiconductor industry

### Global politics to be dominated by semiconductor supply chain, says Intel boss

### Chiplet Innovation Will Extend Moore's Law & Emerge As Crucial Component In US-China Tech Dominance Rivalry

### Tech Today Congress: India needs to build an in-house semiconductor supply chain, says panel


Various aspects of India's semiconductor supply chain were extensively deliberated upon during the panel discussion on 'The World on a Chip' at today's Tech Today Congress, organized by Business Today in Bengaluru.

### Japan revamps semiconductor strategy as competition and geopolitical tensions heightens in Japan

### Buffett says geopolitics a factor in Berkshire sale of TSMC stake

Reuters

# Semiconductor Ecosystem



**SemiconIndia 2023**  
Catalyzing India's Semiconductor Ecosystem  
Gandhinagar, Gujarat | July 28 - July 30

Chip act !!  
Resources (water, energy, material)





# Applications


## Appliances



## Metering



## Robotics & Automation



## Healthcare



## Power Tools



## Secure Locks



## Surveillance



## Smart Homes & Buildings



## Drives, Pumps, Compressors




## Lighting



# How a product is built

## Complex decision making



# Product Type

## Digital

Detect the presence (1) or absence (0) of a voltage

Boolean Logic

Manipulated and processed

Real world signal get converted to Digital by quantization

## Mixed Signal

Complex design

Have benefits of both analog and digital processing

## Analog

Deals with voltages, frequency, current, or charge

Measure, process, manipulate

Well suited to processing real-world signals


Theoretically infinite resolution




# Building Blocks



# Building blocks of SOC




# Processor



- Three-stage pipeline based on a von Neumann bus architecture
- Privilege-level separation
- Memory protection unit
- Small and inexpensive processor
- MTB: Micro Trace Buffer, its low-cost instruction-trace feature
- Optional single-cycle I/O interface for connecting peripherals that need low-latency access
- 32 bit instructions

# Choice between MPU/MCU



Microcontroller uses on-chip embedded memory (FLASH, PCM, MRAM, ReRAM etc.), to store and execute its program.

*Fast but size constraint*



Microprocessor uses external memory for program and data storage

*Large storage comes at cost*



Deciding factors

*Real time application*

*Power consumption*

*BOM cost*

*Processing power required*

# Microprocessor vs Microcontroller

Processor frequency/performance/capabilities	*****	***
Rich open operating system support	*****	*
Security support flexibility	*****	***
External memory size/performance	*****	**
External mass storage support	*****	***
Peripheral set	*****	*****
Real time predictability	*	*****
Boot time	***	*****
Wakeup time	*	*****
System power consumption	***	*****
Overall ease of system conception and bring up	**	*****





## IP: Integrated circuit Intellectual Property, also known as IP block or IP core

- These are *reusable block of logic*
  - Pre-designed and Pre-verified functional blocks
  - *IP can be Generic or Fixed*
    - *Parameterized* to cater wider use cases (flexible design, may not be area optimized) also known as generic IP. CAN, Ethernet, I2C, MIPI, USB, Memory controller etc.
    - *Fixed functionality* (area optimized, context specific), SOC specific IPs like Reset and Clock control, power controller
- *Digital*: Standard interface for configuring its register. Ex CAN, ETHERNET, GPU, CPU.
- *Analog*: crucial for handling real-world signals. (ADC, DAC, SMPS, LDO, Current Mirror, Comparators, OPAMPS)
- *Soft*: Technology agnostic, synthesizable, delivered in RTL form (sometimes netlist, encrypted), provides flexibility and portability.
- *Hard*: Technology specific, optimized area, optimized timing, usually delivered as a layout database (GDSII) or as a physical design database
- *Hybrid*: combination of hard and soft
- IP helps in
  - Time and Cost *Savings, Reusability, Quality* and *Reliability*, Focus on Core Competencies

# Standard Cells

- Standard cells are pre-designed and pre-characterized building blocks that can be reused to implement different logic functions. They have fixed sizes, shapes, and layouts, and are stored in libraries that can be accessed by automated tools.

- **Combinational logic**

- Basic Gates: INV, BUFF, NAND, NOR, AND, OR, EXOR
- Multiplexer: MUX, MUX-INV
- Compound Boolean: AND-OR-INV
- Arithmetic Operation: Full Adder, Half Adder

- **Sequential logic**

- Flipflops
- Latches

- **PPA (Power Performance Area)**


- Track: 6T, 8T, 9T, 12T, 18T (Speed vs Density)
- Vt: Low Vt, Standard Vt, High Vt (Timing vs Power)
  - Channel doping: LVT → SVT → HVT
  - O/P drive current: HVT → SVT → LVT
  - Cell Delay: HVT → SVT → LVT
  - Cell Leakage: HVT → SVT → LVT

- Library Views: layout, schematic, symbol, abstract, simulation, spice model, hdl



Memory: It's a storage entity used to store data

- Uses **electrical, magnetic, optical, quantum** properties to store data in form of bits.
- Various parameter decide its selection: **speed-access time, storage capacity, power consumption, volatility, endurance, cost per bit, reliability, temp and environment condition, technology compatibility, design constraints.**



# IO, Bumps, Package

## IO


- IO refers to the interface or communication between the integrated circuit (IC) and the external world.
- IO pads or cells are located on the periphery of the IC and serve as physical connections between chip and external world. Drive large capacitance off chip
- Operate at compatible voltage levels. Provide adequate bandwidth
- Limit slew rates to control di/dt noise. Protect chip against electrostatic discharge.
- Types of IO can be Vdd/Gnd, Output, Input, Bidirectional, Analog

## BUMPS

- Bumps, also known as solder bumps or micro-bumps, are small metallic connections placed on the surface of the IO pads of the chip.
- These bumps are typically made of materials like solder or copper.
- Their primary purpose is to facilitate the electrical and mechanical connection between the chip and the package.

## Package

- The package, also called the semiconductor package, is the protective casing that houses the IC and provides electrical connections to the outside world.
- The package serves several essential functions, such as protecting the chip from physical damage, dissipating heat, and providing a standardized interface for connecting the chip to external devices or a printed circuit board (PCB).





# Type of Integrated Circuits

## Analog on TOP (AOT)

- Designed to work with continuous signals, such as sound, light, or temperature. Can measure, amplify, filter, and process continuous signals. Can process signals with high fidelity
- Require high precision in their design and manufacturing to minimize signal distortion and noise
- Can operate at lower frequencies and with lower voltages than digital circuits. Consume less power and generate less heat
- More complex to design and manufacture than digital circuits, sensitive to temperature changes, noise, and interference.
- Less flexible than digital circuits, as they can only process continuous signals and cannot perform logical operations.
- They typically use components such as resistors, capacitors, and inductors to manipulate these signals.
- Examples: amplifiers, filters, oscillators, and voltage regulators.



## Digital on TOP (DOT)

- Designed to work with digital signals, which can only have two states, typically represented as 0 or 1
- Digital signals are discrete and have specific voltage levels that correspond to each state
- Can process and manipulate these signals using logic gates and flip-flops, which are components that can store and manipulate digital signals
- Can perform logical operations on digital signals, which makes them suitable for a wide range of applications, from simple calculators to complex computer systems.
- Can also be easily reprogrammed to perform different tasks.
- Less sensitive to noise and interference. Less susceptible to analog effects due to discrete nature
- Consume more power, require higher voltages and operate at higher frequencies.
- Less accurate can introduce errors and noise in the digital signal.
- Examples: microprocessors, memory chips, and digital signal processors



# Microcontroller SOC

- ARM Cortex M CPU
  - NVM for Code Storage
- SRAM
- Digital peripherals
- Analog I/Os
- I/Os





- Designed in eNVM technology



# SOC, ASIC, FPGA


## SOC

- System on Chip: collection of *all* elements of an application are integrated into a single chip
- Components are integrated (wired, wireless, etc.)
- Memory type, size, location
- Extensions: standard (USB, PCI(x)), Serial (UART, I2C, I3C), proprietary, de facto (SWD)
- Device connectivity: (temp, voltage, current, process)
- Testing/monitoring



## FPGA

- A field-programmable gate array (FPGA) is an integrated circuit designed to be configured after manufacturing
- FPGAs can be configured to act as simple logic gates (AND and XOR). In most FPGAs, logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.
- FPGAs have embedded logic blocks that allow various system architectures to be implemented in a single device.
- FPGAs can be configured in a single device to perform multiple functions in parallel.
- FPGAs can be configured in a single device to perform multiple functions in parallel.
- FPGAs can be configured in a single device to perform multiple functions in parallel.



## ASIC

- When a SOC is Application specific it becomes ASIC
- It can have a processor, memory, etc. depending on application
- Optimized for a specific application





# Beyond Moor's



life.augmented



# Moor's Law - 1965




"Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate."

Electronics, Volume 38, Number 8, April 19, 1965

# Technology Evolution

*Number of transistors in an integrated circuit (IC) doubles about every two years – Gordon Moore 1965*




*There's Plenty of Room at the Bottom: An Invitation to Enter a New Field of Physics - Richard Feynman (29/12/1959 – Caltech) **arrange the atoms the way we want***

# SIP, Chiplets


## SIP

- SiP: System in a package are like systems on a chip (SoCs) but less tightly integrated and not on a single semiconductor die. SiP solutions may require multiple packaging technologies, such as flip chip, wire bonding, wafer-level packaging and more



## Chiplets

### OPEN CHIPLET: PLATFORM ON A PACKAGE




Heterogeneous Integration Fueled by an Open Chiplet Ecosystem  
(Mix-and-match chiplets from different process nodes / fabs / companies / assembly)




# Multi die

- 3D IC packages save
  - Save Area: Stacking components vertically, reducing surface area and bumping
  - Increase performance: by shortening the space between chips.
  - Reduce risks: in comparison to big die implementation
  - Low costs: retaining high bandwidth and low power performance.



# 2D, 2.5D, 3D Packaging Options



Standard	Data Rate [Gbps]	Bump Space [ $\mu$ m]	Power Efficiency [pJ/bit]	Edge Density [Tbps/mm]	Area Density [Tbps/mm <sup>2</sup> ]	FOM-1 [Tbps/mm / pJ/bit] <i>Larger is better</i>	FOM-2 [pJ/bit / mm] <i>Smaller is better</i>
AIB 2.0	6.4	55	0.5	1.64	-	3.28	0.1
OpenHBI 1.0	8	40	0.4	2.29	2.04	5.71	0.1
OpenHBI 2.0	12~16	40	0.5	3.34	3.06	6.86	0.06
BoW – Basic	8	40	0.5	1.78	1.07	3.56	0.1

*Parallel die-to-die interface standards for advanced packaging*

*Image courtesy: Synopsys, OCP Tech Week, Nov 2020)*




**Let's see product design flow**




life.augmented

# Product design flow



# Marketing




Brings to table  
Customer/Market  
expectations:

- Product name
- Business case
- Target market
- Features superset
- Variants proposal
- Road Map
- Technology
- SWOT
- ...

# Product Specification - Superset of requirements

Required Embedded Memory, Required performance, Required power management, Required connectivity



# Architecture – translating market expectation to specification




- Architecture specification
  - IP(s) required, no of instances of IP, configuration of each IP
    - Generic IP or SoC IP decision is taken
  - Memory Map
  - Interrupt Map
  - DMA requirements
  - Memory cuts requirements
  - Frequency requirements
  - Security Requirements



## STM32G473xB STM32G473xC STM32G473xE

Arm® Cortex®-M4 32-bit MCU+FPU, up to 512 KB Flash, 170 MHz /  
213 DMIPS, 128 KB SRAM, rich analog, math accelerator

- Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- 7 x 12-bit DAC channels
- 16-channel DMA controller
- 5 x 12-bit ADCs 0.25  $\mu$ s, up to 42 channels. Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 7 x ultra-fast rail-to-rail analog comparators
- 6 x operational amplifiers that can be used in PGA mode
- 14 timers
- Calendar RTC with alarm, periodic wakeup from stop/standby
- 3 x FDCAN, 4 x I2C, 5 x USART/UARTs, 1 x LPUART, 4 x SPIs, 1 x SAI, USB 2.0, USB Type-C, IRTIM




MSV60856V1



# Chip/SOC Lead/Management



- *A product is design under collaborative effort of various teams, people and individuals.*
- *Role of Chip Lead or SOC Lead or Project Lead is to act as bridge between various stakeholders.*





# CDC/Lint/RDC

## Metastability

- How do you ensure that you have handled metastability across clock domains, so it does not affect design functionality?

## Reconvergence

- How do you ensure that a group of converging synchronized control signals are in sync at a particular clock cycle?

## Data hold (data loss)

- How do you ensure that data from one clock domain is held long enough to be captured by the other clock domain? (Fast to slow clock, data enable sequencing)

## Design intent across clock domains


- How do you ensure that more sophisticated synchronization schemes (such as handshake, FIFO) behave according to your specifications?

## Reset Synchronization

- How do you ensure that an asynchronous set/reset is properly synchronized for a set of flops and the reset is asynchronously asserted and synchronously de-asserted

- Different flows available for SoC CDC analysis.
  - Grey box (ip\_block) approach.
  - Full flat approach.
  - Abstraction based approach.
- There are pros and cons of each approach

Criteria	Full Chip in normal flow	IP_BLOCK	Full chip with abstraction flow
Synthesis required for blocks ?	Yes	Yes	No
Run-time	High	Medium	Low
Noise	High	Medium	Low
IP validation checks	No	No	Yes
Convergence checks	Yes	No	Yes
Functional checks	Yes	Yes	No
SGDC complexity /Setup Effort	High	Medium	Low
SDC complexity	High	Medium	Low



	Leakage	Switching	Internal	Total
Sequential	2.368	40.475	160.38	203.223
Clock_cell	0.188	26.52	24.531	51.239
Memory	5.53	19.38	177.28	202.19
Combinational	28.7336	490.38	350.86	869.9736
IO	45.35	0.155	0	45.505
PLL				16
<b>Total</b>	82.1696	576.91	713.051	1388.131

**SAMPLE**

What can be done ?

## Architecture Level


- Module level clock gating. Frequency scaling
- Voltage scaling

## Implementation Level

- Automatic clock gating. Multi-vt design
- Data pipelining

## RTL Level

- Clock gating, managing clock enable in data. Shift registers, grey pointers, state machine optimization., IDLE bus management
- Memory optimization: slicing, throughput, SP vs DP
- Split big counters. Out of BOX



## SoC Verification

- Connectivity
- Interoperability
- Performance - Application Scenarios

## Sub System Verification


- Connectivity
- Interoperability
- Performance - Application Scenarios

## IP Verification


- Functionality
- Protocol Compliance
- Standard Compliance
- Performance - Application Scenarios




# Verification Space



# Physical Implementation



- A manufacturing step that ensures that the physical device, manufactured from the synthesized design, has no manufacturing defect.



# CAD and Methodology

- Infra management
  - Project disk space, Version control system
  - License – EDA tools, EDA AE enablement
  - NDA (Non-Disclosure Agreement)
  - Co-ordination with IT team
- Flow & Methodology development
  - Define methodology (process) to define common agreed way of working
  - Flow development around EDA tool
  - Custom Flow development (in-house scripts)
  - Automation to convert external vendor provided data structure as per STM needs
  - Local support to design team on STM internal tools, created by global teams

- Productivity: Avoid effort on tasks which are repetitive in nature
- Re-use: Maximum re-use as created flows are generic & scalable
- Quality: Same issue doesn't get repeated once fixed
- Design: Allow design team to focus on actual design issues
- Business: Allow to meet 'time to market' due to zero effort on repeated tasks



# EDA Tools in RTL2GDS flow

	Tool Name
<b>Documentation</b>	IPXACT
<b>Modelling</b>	SVRN - System Verilog Real Numbers, C/C++, MATLAB, SciLAB, UML
<b>Scripting</b>	Python, Shell, PERL
<b>High Level Synthesis</b>	Catapult, HDL Coder, Vivado
<b>RTL Design</b>	VHDL, Verilog, System Verilog
<b>Verification Language, Methodology, Simulators</b>	Language (Verilog, System Verilog, C, Assembly) Methodology (UVM, Metric Driven) Formal Tools (CDNS JG Apps, VCS) Simulators (Xcelium, VCS, QuestaSim)
<b>Emulation/Acceleration</b>	Veloce, Zebu, Palladium, Protium
<b>Coverage Analysis</b>	Siemens Questa Cover, CDNS Incisive Enterprise Simulator (IES), SNPS VC Formal
<b>Synthesis</b>	SNPS DC, CDNS Genus, Siemens Précision
<b>Floor planning, Placement, Routing, CTS</b>	CDNS Innovas, SNPS ICC2, Siemens Olympus-SOC, Siemens Calibre
<b>DRC/LVS</b>	CDNS Virtuoso, SNPS IC Validator, Siemens Calibre
<b>Static Timing Analysis</b>	SNPS PrimeTime, CDNS Tempus, Siemens Calibre
<b>Power Analysis</b>	SNPS Primepower. CDNS Tempus, Siemens Calibre
<b>Scan Insertion</b>	SNPS DFT Compiler, CDNS Encounter Test, and Siemens Tessent
<b>ATPG</b>	SNPS TetraMAX, CDNS Encounter Test, Siemens Tessent
<b>Boundary Scan</b>	Corelis ScanExpress, JTAG Technologies ProVision, and XJTAG
<b>Memory BIST</b>	Synopsys STAR Memory System, Cadence Encounter Test, and Mentor Graphics Tessent
<b>Logic BIST</b>	Synopsys TetraMAX DFTMAX, Cadence Encounter Test, and Mentor Graphics Tessent
<b>DFT Compilers</b>	Synopsys DFTMAX, Cadence Encounter Test, and Mentor Graphics Tessent.
<b>Fault Simulation</b>	SNPS VCS Fault, CDNS Incisive Enterprise Simulator






# Fabrication


- Semiconductor Manufacturing flow

- Semiconductor devices are manufactured in Wafer fabs through a process known as wafer fabrication.
- Circular wafers of silicon are put through a cycle of chemical processes in order to etch an ion-charged transistor array as patterned on a set of masks.
- On top of the transistor array, layers of metal interconnect form pathways between the transistors; the layers are insulated by a dielectric material
- After wafer processing, the finished wafer is put through a dicing process, where individual die are separated.
- These are sent to a back-end facility for packaging and assembly and final test.



# Wafer Manufacturing


- Silicon wafers are produced by heating a mixture of silica and carbon in a furnace, creating wafer-grade silicon.
- A seed is then dipped into the molten silicon and is slowly twisted and pulled out.
- This creates a cylindrical ingot several feet long, which is ground to an appropriate diameter (200mm, 300mm, etc.).
- The ingot is then sliced into thin wafers for shipment to IDMs and foundries.



Source: MEMC, Oppenheimer & Co.


# Wafer Processing – Pre-Metal

- In the pre-metal stage, wafers are put through an intense cycle of chemical processes in order to etch a transistor array patterned on a set of masks.
- Through cycles of *deposition/oxidation*, *photolithography*, *etching*, and *ion implantation*, the transistor array is created.
- Charged ions are then deposited to enable transistor functionality.



# Wafer Processing - Interconnect


- After the transistors are created, they are connected to form logic gates using an interconnect material, usually aluminum or copper.
- The metal layers are built with stages of deposition, lithography, and etching, similar to the pre-metal stage but using separate equipment and masks.
- Dielectric material is deposited between the layers to insulate them from one another.



# Dicing


- After the wafer is processed, a diamond drill is used to slice the wafer into individual die.
- Each die is tested before being sent to the back-end facility.

**Semiconductor Dicing  
Diamond Drill**



Source: IBM

**Finished Wafer and  
Individual Die**




Source: LSI Logic, Denali Software



# Back End: Assembly and Test

- The individual die are sent to a back-end assembly facility, where they are attached to a package, wire bonded, encapsulated, and run through final test.




Source: Oppenheimer & Co.



# Sustainable Development

- **Environmentally & socially responsible products & applications**
  - We identify and promote innovative products that provide society with environmental and social benefits. In our Sustainable Technology program, we classify our products into four categories of responsible products:
    - **Low carbon products**
      - Thanks to optimized conception, these products reduce the footprint of our production equipment, utilities, and supply chain.
    - **Power efficient products**
      - State-of-the-art in reducing electricity consumption or power losses, these products reduce the footprint of the end-devices they are embedded in.
    - **Planet friendly applications**
      - Products that are key contributors to green applications, such as automotive powertrain electrification, solar panels, LED lighting.
    - **Human welfare applications**
      - Products that are powerful enablers for medical, health, safety, and security applications.



# How to be part of semiconductor industry



## Knowledge


- Device Physics, Quantum effects
- Linear Algebra, probability, entropy, stochastic process
- Basics of Electrical Systems
- Basics of material science
- Signals and Systems
- Computer architecture (Advanced), microprocessor and microcontroller
- Electronics (Digital, Analog))
- Communication Theory
- Algorithms
- Digital Signal Processing
- VLSI (Architecture, Design, Verification, Physical Design, DFT, Mixed Signal Design, Fabrication)

## Skills

- Passion, analytical thinking
- Digital electronics
- Analog fundamentals
- CMOS
- C, C++, Assembly Language
- VHDL, Verilog, System Verilog
- UVM
- Schematic, Layout design
- Scripting: UNIX, Shell, Perl, Python



# Career Opportunities in VLSI domain



# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.



life.augmented

# Back UP



# Slides to add

- Research topics as part of sustainability slides
- 5 days flow from soc to industry
- UPF/Constraints
- ~~Future applications~~
- Metric driven verification flow
- Skills/subjects required for VLSI
- ~~Why VLSI as profession~~
- ~~Importance of VLSI in our world — semiconductors will decide geopolitics of world around us~~
- ~~Speaker profile~~
- Addling laws of physics which play crucial role (slide 19)



# Validation

# Quality