



Pegasus Physical Verification

Massively scalable, provides the best cost of ownership

Amit Kothari
August 2, 2023

cādence®

Introduction



- Amit Kothari has been working for Cadence Design Systems India Pvt. Ltd. since 2006. With Overall 16+ years of Industry experience, he has expertise and interests in the areas of Design For Manufacturing, Physical Verification, Parasitic Extraction and Rule Deck Development for DRC/LVS. He has vast experience as a Sr. Principal Application Engineer focusing on Cadence Physical Verification tool suite, its customers and loves to teach and guide new engineers with Physical Verification Rule writing methodologies. He is a handy trainer and Customer Support professional, currently creating Knowledge artifacts for Cadence DFM/Physical Verification products.



arm
Education




Supported by

cādence[®]


Agenda

- Typical Physical Verification Flow
- Traditional Physical Verification Challenges
- Next-Gen EDA:
 - Pegasus in the Cloud
 - Large amount of design data, increasing rule complexity, large number of CPUs available – efficient, elastic utilization
 - Massive scalability
 - Accuracy readiness \approx Foundry Qualification
- Integration with implementation tools
 - Innovus/Pegasus In-Design Signoff
 - HMF, Smartverify DRC and LVS, PGFill/TBF
- Advanced node challenges and solutions
 - Early design phase, adv design complexities, power, performance area, ECO, and design closure
- Virtuoso/Pegasus In-design signoff
 - Interactive DRC, Metal Fill, Density Analysis
- Quantus Parasitic Extraction


Steps in Physical Verification




Traditional Physical Verification Challenges



Growing design complexity




Growing number of rules



Overnight runs more difficult


Late design stage iterations to fix violations are long and expensive, and can impact project TTM

Performance: Challenges with Current Tools




Introducing Pegasus Verification System

What can be moved to cloud,
will be moved to cloud



Pegasus: Full-Chip TAT in 1 Day or Less

Massively scalable physical in-design and signoff platform



The central graphic features the word "PEGASUS™" in large yellow letters at the top. Below it is a server room with a glowing light tunnel. A cloud icon with "Cloud Ready" is in the top left. Three circular icons at the bottom represent design, debug, and signoff. The bottom corners contain "Massive Scalability" and "Robust Infrastructure".

In-Design **Unique Debug** **Signoff Certified**

Cloud Ready

PEGASUS™

Massive Scalability **Robust Infrastructure**



Accuracy Readiness Through Foundry Certification



Overnight Runtimes with Massive Scalability



Integration with Best-In-Class Implementation Tools



Cloud-Ready with Cost-Effective Hybrid Solutions




Innovus/Pegasus In-Design Signoff

Integrated Signoff Closure

Typical Innovus + Third-Party Signoff DRC/LVS/Fill/DFM Flow

Signoff checks are run late in the design flow




Complex Signoff Checks:

- **Advanced-node** process complexities impact placement, routing, coloring, etc.
- **Metal fill** impact on timing
- **LVS debug** issue on large SoCs
- **Shorts/opens debug** delay
- High-voltage, ERC rule complexities

Signoff

Zero-DRC from Innovus with Pegasus In-Design Verification

Pegasus: Massively scalable physical in-design and foundry-certified signoff



Pegasus In-Design Enables 10X+ Productivity Improvement w/ Innovus

Advanced Node Challenges and Solutions

DRC turnaround-time on early-stage, dirty designs

- Pegasus™ Signoff Verify DRC can identify gross layout issues
- Pegasus Signoff DRC checking inside Innovus™ adapts to different stages of design flow for faster TAT

Full Signoff DRC/LVS could potentially take days to run/debug/fix

- Pegasus Signoff Verify LVS can identify design connectivity issues at any stage of the design cycle
- Automated Signoff DRC Fixing (Beta) reduce manual fixing at last-mile closure

Early design phase

Advanced design complexities

ECO and Design closure

Power, Performance, Area

Pegasus integrated within Innovus ensures predictable design closure

Time-to-Market



- Window-based and Incremental flows DRC, LVS, and FILL reduce TAT without compromising timing/power

Achieve clean physical verification without compromising PPA

- Signoff DRC, Fill, PG-Fill and multiple utilities are integrated with Innovus and Tempus to address PPA integrity

Innovus/Pegasus Signoff Fill Flow

Timing-aware flow



Timing preserved with timing-aware

		Baseline	postFill	Timing Aware Fill
POST-ROUTE	REG2REG	WNS	-0.114	-0.119
		TNS	-201.422	-249.1
		FEP	1593	1668
	REG2ICG	WNS	-0.089	-0.093
		TNS	-12.939	-16.289
		FEP	1091	1536
	REG2MEM	WNS	-0.114	-0.117
		TNS	-37.311	-432.233
		FEP	1593	2133
	MEM2REG	WNS	-0.131	-0.129
		TNS	-52.356	-59.175
		FEP	2343	2878
MEM2MEM	WNS	-0.103	-0.103	
	TNS	-2.457	-2.502	
	FEP	32	32	

Design	Full Signoff	Window based DRC fix in HMF
Chip D (70GB gds.gzip)	18 hours	22mins
Chip M (20GB gds.gzip)	5 hours	3 mins




Virtuoso/Pegasus In-Design Signoff

Integrated Signoff Closure

Advanced Methodologies Flow and Challenges

The importance of in-design verification at the layout development step


 Iterative
 Expensive




>50% Spent running verification and fixing layout

Virtuoso/Pegasus Interactive DRC, Metal Fill, Density Analysis


Pegasus™ Interactive DRC



Pegasus Interactive Signoff Fill



Pegasus Interactive Density Analysis



Enabling Higher Quality Layout, Faster

The background features a light blue gradient with a hexagonal grid pattern. On the left, there is a large, faint white hexagonal shape containing a grid of small white triangles. Scattered across the right side are numerous 3D cubes in various colors including red, orange, yellow, green, cyan, and blue. Some cubes have a bright white highlight on their top surface. Faint mathematical formulas are visible in the background, such as $F(s) = e^{-sT} \left(\frac{a}{s+a} \right)$ and $f_s(0) = 1 - e^{-sT}$.

Quantus Extraction Solution

RLCK Extraction You Trust!

cādence®

Types of Extraction

- Quantus™ cell-level extraction option
 - Inputs
 - Design: DEF, cell library: LEF/GDSII/OA
 - Outputs
 - DSPF, SPEF, VoltageStorm, SignalStorm
 - Cell-level static IR drop/static timing and/or signal integrity analysis
- Quantus device-level extraction option
 - Inputs
 - Assura LVS, PVS-LVS, GDSII, Calibre-LVS data.
 - Outputs
 - SPICE, Spectre, SPEF, Tx-SPEF, DSPF, xDSPF. Extracted_view
 - Transistor-level /IR drop and static timing verification

Cadence Flow Advantages

- Quantus™
 - Supports Calibre LVS
 - Single extraction engine capable of generating all the signal and power net parasitics to support VoltusFi-XL EM-IR flow
 - Tight integration with Voltus-Xfi XL to support EMIR, S.H.E, and reliability flows.
 - Tight integration with Virtuoso and provides additional GUI, customized to support TSMC nodes, to generate Voltus-Fi compatible dspf file
- Voltus™-XFi XL
 - No need to write extra mapping files when using Quantus extraction
 - Voltus-FI XL tech file uses similar language as Quantus ICT tech files
 - Quantus extraction data can be directly used to analyze Voltus-Fi generated EM and IR heatmaps
 - Supports PGM flow



cādence[®]

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.