



# Physical Design

Bharat Bhushan


# Flow Recap

```
if(high_bits == 2'b10)begin  
    residue = state_table[i];  
end  
else begin  
    residue = 16'h0000;  
end
```

Behavioral HDL

Synthesis


Technology mapped and  
optimized gate-level netlist



PnR


Goal :

- Technology constraints – Ensures chip can be fabricated
- Electrical constraints – Ensures desired electrical behavior of chip




Placed and  
Routed design

# With More Components...



# Flowchart: The Digital Implementation Flow



# Steps and EDA Tools

## Implementation steps :

- Make changes in the design
- Expectation is to get the best QoR.

### Implementation Steps

Synthesis and optimization

Floorplan

Placement

Clock Tree Synthesis

Routing

Timing optimization

## Analysis steps :

- Analyze the design at a given step
- Expectation is to be accurate

### Analysis Steps

Timing Analysis [Signoff]

Power Calculation

IR Drop analysis

Logical Equivalence


Power intent

DRC and LVS


# Digital Implementation

From designers


RTL




Timing Intent




Power Intent



DFT architecture




Design collaterals




GDS

From Foundry

Timing, electrical, and physical properties of target technology at which design will be fabricated



Technology collaterals



# Placement


Equation to be Solved

$$F(x) = \Sigma \text{wirelength\_cost} \\ + \beta \cdot \Sigma \text{overlap\_cost} \\ + \gamma \cdot \Sigma \text{timing\_cost}$$

(must be differentiable)



Ability of the solver to find the answer



# EDA Goals

- Best QoR
- Less runtime
- Less compute resources

There is usually a tradeoff among the above factors. For example, more runtime might be required to improve the QoR.



# Challenges

- Increasing design complexities
- Exponential jump in technology constraints for advanced nodes
- Predictability
- Scalable solution

# Challenges

- Increasing design complexities
- Exponential jump in technology constraints for advanced nodes
- Predictability
- Scalable solution



# cādence®

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

