• error when compiling ClockDiv_XilinxS6.v on Nexys3
    Dear All, My question is very basic : how should I fix this error when compiling ClockDiv_XilinxS6.v on Nexys3 ? how i should change this verilog  code ?   the answer recored 56113 don't provide the needed...
  • Unable to set software breakpoints in IAR IDE
    I'm using IAR Embedded Workbench to debug a Cortex-M0 system interfaced through ST-LINK/V2 SWD. The processor isn't officially supported because it is under development, but the configuration files...
  • SWD physical structure
    What is SWDIO pin hardware structure? I want to know which is a push-pull or a n-channel open-drain with pull-up. I can't find the maximum of SWD interface frequency. Please, let me know the above questions...
  • to size boundary of the structure alignment
    dear All, i started an arm cortex m3 project using eclipse+gnu. i want to size boundary of the structure alignment. where and how i can do it? thanks and regards, Ras
  • After Embedded World: What’s Next for Embedded ML?
    There’s no denying that Embedded World (EW) is a whirlwind – 1000 exhibits, 35,000 visitors and over 2,000 industry participants – but now that it’s all over and the dust has settled, I wanted to take...