• JTAG/SWD and entering debug monitor
    How does a JTAG/SWD debugger know when BKPT is executed? My guess is that BKPT triggers entry to debug monitor and entering debug monitor sets something in the debug port, but what, and how does a debugger...
  • SWD stopped working after write to core registers
    Hi. I have a task - make a simple implementaton of SWD protocol, that will be used to program one STM32F4 throught another one. For that purpose, host STM uses pins of PORTD, target is connected with...
  • Coresight Architecture: Is it possible to include AHB ROM tables as part of system ROM table?
    How to identify all the coresight ROM tables present in an SoC? Can APB-AP ROM table and AHB ROM tables co-exist as part of a single ROM table in the system memory?
  • coresight devices registration problem
    Hi i compiled the kernel code and flashed the image in ARM64 architecture juno board but the coresight devices are not being shown up in /sys/bus/coresight/devices directory. I am not getting the problem...
  • to size boundary of the structure alignment
    dear All, i started an arm cortex m3 project using eclipse+gnu. i want to size boundary of the structure alignment. where and how i can do it? thanks and regards, Ras