• Different between AF vs AP (MMU Setup)
    What is different between AF & AP? I understand AP = permission access as read/write/readonly/no access but what is AF?
  • pc hangs in process of cache setup - Cortex-A7
    In ARM Cortex-A7 platform which includes L1 and L2 level caches,I start cache setup flow as follows:      1. Enable SMP bit and disable MMU.      2. Disable I cache in L1, and invalidate it , then enable...
  • Character recognition using NXP LPC1768 (Cortex-M3)
    Hello guys. I have a project on handwritten character recognition using a landTiger NXP LPC1768 ARM Cortex M3 board using touchscreen and so on. My experience in such kind of projects or programming...
  • NXP LPC2378 (ARM7 core) communication via SPI protocol
    I want to communicate NXP LPC2378 (ARM7 core) to some other devices via SPI (Serial Peripheral Interface) protocol. So how to write a C code to communicate a particular device as a Slave with Master ...
  • NXP enhances embedded security and signal processing with new Arm Cortex-M33 based chip families
    There is no doubt that the next generation of The Internet of Things devices market has exploded, and with that comes the need for the next generation of microcontrollers to support enhanced security...