• How to get/download core_cr5.h
    How to get/download core_cr5.h
  • Armv8 Memory Mapping
    I am looking to emulate an Apple II and would like to specify some address ranges as being memory mapped so that any access would result in perhaps an interrupt that I am then able to handle and in which...
  • How memory mapping is done
    Hello, sorry if i posted in the wrong forum. I would like to know how memory mapping is done, that is to say which software/hardware component allow me to write for exemple into the address 0 of the...
  • What is the priority between synchronous data abort and FIQ in Cortex-R5F?
    Hi, With Cortex-R5F, we have a case where a read to the L2 memory generates both a synchronous data abort and an FIQ with near-zero delay. We are reading from RAM while the RAM is in test mode and...
  • TCM arbitration hazard: Considerations for Firmware
    According to the ARM spec (ARM DDI 0460D section 8.4.4): TCM arbitration Each TCM port receives requests from the LSU, PFU, and AXI slave. In most cases, the LSU has the highest priority, followed...