• ldm/stm with not aligned 4byte
    Hi experts! I want to use ldr/str or ldm/stm to copy memory not aligned 4bytes. I know their input address should be aligned by 4 bytes. but is there any solution to use ldr/str or ldm/stm though src...
  • Problems with interrupting LDM/STM Cortex M4?
    I am seeing stack corruption running a Cortex M4 that seems to be related to interrupting multicycle instructions. The interrupt occurs during a STMDB sp!, {r4, r5, r6, r7, r8, r9, sl, lr} The ICI bits...
  • Understanding interrupt latency and jitter in Cortex-M
    Hi, I've been trying to get a good grasp of the variables associated with interrupt handling in the Cortex-M family. I've read " A Beginner’s Guide on Interrupt Latency - and Interrupt Latency of the...
  • hello , How to enable / disable a global interrupt on cortex M7
    hello , How to enable / disable a global interrupt on cortex M7 youssef