• L2C-310 Cache Sync
    Hi, I’m a little bit confused regarding the atomic operation Cache Sync (REG7_CACHE_SYNC). How should the maintenance operation used? I have seen an example in XILINX SDK. void Xil_L2CacheFlush...
  • ARM Cortex-A9 Preload and Lock Code in L2C-310
    I've been studying and experimenting with the caches on an ARM Cortex-A9, namely a Zynq SoC, for the past week with the main objective of loading and locking part of my code to L2 (PL310). The steps I...
  • ARM926ejs Cache linefill
  • Issues in Cortex A9 bareboard code if L2 cache controller registers are not mapped
    Hi I have written a bareboard code for i.MX6 (Cortex A9 Quad core). I am activating and using only one core. Once I enable the MMU, code throws random exceptions. Both L1 and L2 caches are disabled...