• SMMU initialization
    Hi, Where i can find step-by-step instruction how to init SMMU PA->IPA translation? (With procedure description) (i checked ARM ® System Memory Management document, but i was not found exact instruction...
  • aarch64 kernel using aarch32 page tables
    Hi ! I'm trying to update my custom kernel, working with short or long descriptor in armv7a to a target supporting armv8. My current setup uses TTBR0 to point to the PL0 page table and TTBR1 to point...
  • How SMMU will override the memory attribute of the master which have MMU/MPU embedded?
    For example, one M4 is a client of SMMU, and its MPU had been configured to map some memory(MEM_A) as inner outter write-back, how the configureation of SMMU context transcation table will affect the...
  • page table Cachability bit effect!
    Hi experts, I really get confused with the page table cachability bit (c bit) effect (Cortex-A8) and need your help to find answer of my question. The questions is whether page table C-bit only controls...
  • share memory between core0 (linux) and core1 (bare-metal)
    Hello, i want to use the arm cortex a9 to share memory between both cores. are there any examples online? Thanks, Mike