• How can I trigger an SError exception on a cortex A processor
    Is there a reproducible way of intentionnaly triggering a SError on a cortex A implementation (CortexA53 for example), I need this to implement handlers for different errors and I need this to test my...
  • SMC flow on ARMv8
    Hi everyone, Wherever I go on internet, the thing I read is that when SMC instruction is executed an exception is generated, it takes you to the highest exception level (EL3) where secure monitor is...
  • Why ARM does not support 64bit for faulting address of IPA?
    I'm trying to understand how ARM architecture(ARMv8) support for faulting address in the virtualization environment. For the hypervisor, every device access from the guest must be trapped to emulate...
  • Transition to secure monitor flow on ARMv8
    Hi everyone, Wherever I go on internet, the thing I read is that when SMC instruction is executed an exception is generated, it takes you to the highest exception level (EL3) where secure monitor is...
  • How to know if the processor is in EL0 state on armv8?
    Hi Fellows, I want to determine in code, if the processor is in EL0 mode or not. I read CurrentEL register to do this but if my code is running from EL0, it throws an exception since we can't access...