• OPS/core/cycle on A72
    I want to perform profiling on my neural network and I need to know the OPS/core/cycle of the A72 processor. Where can I find this information?
  • How to determine which core is generating the AXI read transaction in a multi core processor?
    I am currently working on Cortex A72 processor. I have generated hex file by compiling the c code file and asm file using Tizen compiler. The code consists of boot code for each core and each core starts...
  • How to generate delay in CPU?
    Hello, I am trying to generate delay in CPU. For instance after writing a register, I want to read it again after 1000ns. What should be the C code or the assembly code for the same? Thank you ...
  • Why the address width of MMU-500 is different with Cortex-A53/57?
    I find the description below from MMU-500 TRM. Address width The incoming address width is fixed at 49 bits, where A[48] specifies VA sub-ranges. You must tie all unused bits to zero. The output address...
  • ARM Trusted Firmware, number of cpu cores..
    Hi all, I have two questions about ARM Trusted Firmware. I suppose that I already have answer for one of them.. Does Trusted Operating System (at Secure EL1) use or can use, more than one cpu core, or...