• Thirdparty RTOS support for ARM V8
    Hi Experts, Is there any 3rd party RTOS support for the ARM V8 architecture based processors ? If so what are all they ? Regards, Techguyz
  • What will be happened if I insert a store instruction behind a LDREX instruction for accessing the same address?
    There is a system with two CPU,for example,cpuA and cpuB. Firstly, cpuA issue a LDREX for accessing the address A,and cpuB issued a STORE for writing the address A. If CPUA send a STREX for writing the...
  • Synchronization Between CortexA and CortexM
    Hello, I'm working with a bare-metal application running on i.MX8 (QuadCore CortexA35 & Single Core CortexM4). Currently, I use Load/Store executive assembly instructions along with memory attributes...
  • armv8-m mpu: how to mark one region with no any access?
    For the ARMv8M mpu, there is only two bits for the AP(access permission), another XN bit for executable. I wan't to mark a region (e.g. from 0~4096) with no any access, mainly used for NULL pointer...
  • Bit 0 of PC on ARMv8-M unset in non-secure code?
    The document http://infocenter.arm.com/help/topic/com.arm.doc.ecm0359818/ECM0359818_armv8m_security_extensions_reqs_on_dev_tools_1_0.… on page 8 says the least significant bit of the PC is used to distinguish...