• L2 Cache(Pl310) initialisation sequence
    Hi , I would like to validate L2 cache memory using U-Boot code which running on cortex-A9 dual core. Here is my L2 Cache initialisation code , While Reading/Writing to DDR Memory location, I doesn...
  • Problem with frequency on STM32F103C8T6
    Hello! Found a very strange problem with STM32F103C8T6. When executing this program, if you remove the CountDigit () function, then the delay function works correctly, i.e. Delay (1000) makes a delay...
  • initialisation of DRAM ECC with Cortex A9 CPU
    Hello, I would like to find the most optimal method to initialize the DRAM ECC of my Xilinx Zynq7000 SoC. Zynq7000 SoC comprises a dual core Cortex A9 CPU with L1 data and and L1 instruction caches...
  • Cortex M3 : what determines the cycle count for a variable cycle count instruction?
    I have looked at the cycle counts for the Cortex M3 instructions at http://infocenter.arm.com/help/topic/com.arm.doc.100165_0201_00_en/ric1414056333562.html . Some instructions are listed as taking a...
  • what changes to the source code of ARM Cortex-M3 can i make in order to shorten execution time?
    here are the 3 codes i need to change to shorten execution time. any help will be greatly appreciated.