• Divide and Conquer
    Division on ARM Cores “At the end of the day, we must go forward with hope and not backward by fear and division.” – Jesse Jackson. It often surprises me how many people believe that “ARM doesn...
  • On a watchpoint synchronous data abort, how do I determine the data address?
    I have code that sets up watchpoints, and handles them in the data abort handler. However, I would like to be able to compute the data address. I have the PC value, but I haven't been able to find a source...
  • How to Generate Exceptions on Cortex M3?
    Hi all, I am trying to generate exceptions like Bus Fault, Usage Fault on ARM Cortex-M3. My code for enable exceptions: void EnableExceptions(void) { UINT32 uReg = SCB->SHCSR; uReg |= 0x00070000;...
  • How to get/download core_cr5.h
    How to get/download core_cr5.h
  • is it possible to flush/invalidate cache from user space for AARCH32
    Hi, When AARCH64 works at AARCH32 mode, is it possible to flush/invalidate cache from user space? i know AARCH64 can do that, but is it capable for AARCH32? i am working on a user space driver and i need...