• Cortex-R52 data cache content
    Hi everyone, Is there a way to read the data cache content? I'm using Xilinx SoC ZCU102 evaluation board. Thanks
  • Disabling PFU / instruction pre-fetch on Cortex-R4?
    Hello, I'm trying to find the proper way to disable PFU / instruction pre-fetch on an R4. System control register bit 12 might do the job, but it's not clear to me: Determines if instructions can...
  • Hypervisor Mode to System Mode in R52 cortex
    Hi Expert, I am using processor with R52 Arm cortex and I need to change hypervisor mode to system mode during run time i.e EL2 to EL1.Is there any instruction to change this? Thanks In Advance...
  • Lock-Step mode execution on Cortex-R5
    Dear Forum, Could some one please elaborate on , 1. what is Lock-Step Mode ? 2. What is the General HW configuration required ? 3. How to make a program/application executable in Lock-Step mode ? - In...
  • How to test " Lock-Step " is working on Cortex-R5 ?
    Dear Forum, How to test " Lock-Step " is working on Cortex-R5? Please provide inputs on Testing this feature. Thanks, Ravinder Are