• Invalidate queue
    Hi Does a55 have an invalidate queue? Is it necessary that executing dmb before access shared variable in an SMP system?
  • Cortex-M interrupts queue
    Hello, I want to ask how interrupts queue is implemented in ARM Cortex-M processors. For example while one ISR is processing if many other interrupts will arrive, how processor will handle this interrupts...
  • How many interruptions the pendent queue supports?
    The queue for the processors interrupt context-m supports how many pending interruptions? Complementing please send me information where I can read more details about it. Thank you.
  • volatile variable position in the stack (ABI std)
    Hello everyone, when i'm mixing c code with assembly for cortex m3 processor, I have something that i do not fully understand. My code behave like this: int a=2; int b=3; volatile int r=8; ...