• cache invalidation
    Hi, If the Cache line valid bit in implemented in the Memory along with the Tag RAM, during the initial power-up and reset, cache-invalidation requires each bit of the cache line to be explicitly written...
  • Trustzone and caches
    Hi, this question is following my work on the PL310 L2 cache of an imx6 board (see The specified item was not found. ). We are developing a secure OS that will run alongside Linux. At boot, our secure...
  • CAT Cache Allocation Technology) and CDP (code and Data Prioritization) features support
    Hi, XEN 4.7 (last version of Hypervisor Xen) is supporting following cache features:   - CAT Cache Allocation Technology   - CDP Code and Data Prioritization Those features are supported by x86 L3 caches...
  • How get ARMv7 cache size
    Hi everybody!! I have a question on how get cache size on ARM v7-A, more specifically on A9 (or A7 or A15). In accordance with the TRM at page 1529 I get the value from CSSIDR register and I compute the...
  • ARMv7 performance monitor:how to get L2 cache refill?
    The processor is Samsung's Exynos 4210, ARM Cortex-A9, I want to know whether it supports the L2 cache refill or memory access event?