• Cortex A9 core locks and cant't stop it
    Device: Cyclone V SoC (Dual Cortex A9) Baremetal code with RTOS Hi, When trying to debug a code inside DS-5 I get the following message: ERROR(TAD9-NAL30): ! Unable to stop device Cortex...
  • Why Arm cpu doesn't have more core than Intel cpu?
    Why Arm cpu doesn't have more core than Intel cpu? RISC architect claims that it is easier to build more core into a single chip, is this statement still valid? thanks from Peter
  • How to realise a dual-core "LOCK-STEP" Cortex-M7 at the integration level?
    Is here any detail information or integration guide? how to realise the compare logic ,only to compare the CM7 core interface?
  • Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel?
    Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel?
  • AXI Locked Write and Lock Scope
    Hi All,        1)  1st master is doing locked write transfer to 'X location after that, Can 2nd master initiate a read normal transfer for 'Y address in same slave? . And still unlocked transfer is not...