• cortex A9 multi-core
    I'm learning cortex-a9 on freescale imx6 platform. How to start multi-core? And how to communicate between cores? I'm confused.
  • Cortex A9 single core
    From the TRM of the Cortex A9 we can read in section 7.4.3 Cortex-A9 behavior for Normal Memory Cacheable memory regions: SCTLR.C=1 The Cortex-A9 Data Cache is enabled. Some Cacheable accesses are still...
  • How to switch off 2nd core for Cortex-A9
    I am using dual-core Cortex-A9 in a project where 1 core is enough. How to switch off another unused core?
  • Is it possible at all to inspect DCACHE line bytes (and flags) on the Cortex-A9 core by reading/writing CP14 or (less likely CP15)?
    I'm trying to fix problems related to Dcache enabling on Cortex-A9 based board. Is it possible to inspect cache line data? How I should do it? Shall I use CP14? I do know that with Lauterbach's TRACE32...
  • Cortex-A15MP Core Registers
    Hi, I am using ARM v7-A (Cortex A15 MP) and i want to observe the stack context, as i understand it, there are some offset values inside of ARM Core Registers (between LP, SP and PC), and the offset...