• Enable Reentrant interrupt handlers in kinetis K70
    I have a TWR-K70F120M: kinetis k70 120MHz Tower System Module. I have connected a elettric signal to PORTB and i have connected e isr handler to signal transition. Electric signal      _____         ...
  • Cortex M7 irq enable/disable
    In the appnote "ARM Cortex-M Programming Guide to Memory Barrier Instructions" there is a section that describes the use of memory barriers in the Cortex-M processors on a case-by-case basis. Are those...
  • What happens if an interrupt occurs as it is already disabled
    for ARMv7 architecture:What happens if an interrupt occurs as it is already disabled
  • Is it possible to enable or disable the nested interrupt mechanism on M0 ?
    Hi all, Is it possible to enable or disable the nested interrupt mechanism on M0 ? Thanks a lot. BR, Eddie
  • ARM Cortex A9 - Enabling/Disabling the Caches
    Hello, I'm developing a custom bootloader for NXP i.MX6 DualLite (ARM Cortex A9). In this bootloader, I need to initialize ~50 MB of RAM to Zeros, this part executes really fast after enabling Caches...