• Watchdog timer not entering ISR
    I am using ARM cortex A9 core in Zynq. I want to trap any bugs in hardware or my firmware. I intend to use watchdog module in interrupt mode and connect it to Global interrupt controller (ScuGic). When...
  • Setting up NVIC with ISR in CortexM4
    Could you please send me a snippet of code to set up the NVIC to use an ISR & trigger the ISR ?
  • Cortex-M instruction set test?
    Does there exist an instruction set test for the Cortex-M series?  This might also be known as a CPU instruction test, or by other terms...  Such test would be used to diagnose potentially faulty CPU...
  • Allocating memory from heap from within a ISR on Cortex
    Is there is recommandations, hints on do-do-not-do when ISR requires to allocate dynamic memory?
  • setting breakpoint from code
    Hi, my app (cortex m3) needs to set up a breakpoint directly from code, in order to jump to an interrupt when an instruction from a certain address is fetched. This WITHOUT using a debugger. Any hint...