• Programming ARMv8 memory mapped registers
    How can ARMv8 memory mapped registers ( ex : EDITCTRL ) be programmed in assembly ?
  • How many peripherals can be connected to APB?
    how many peripherals can be connected to APB?
  • Watchdog timer not entering ISR
    I am using ARM cortex A9 core in Zynq. I want to trap any bugs in hardware or my firmware. I intend to use watchdog module in interrupt mode and connect it to Global interrupt controller (ScuGic). When...
  • SP805 Watchdog Timer
    Hi, I am writing a driver for watchdog timer for my custom platform, what I am observing is, as counter 1st time reaches to zero , then it generates an interrupt and ISR is called if I clear this...
  • ReadClean transaction (ACE protocol)
    Hello everyone, Can any one explain me why there is a case where a start state in Unique Dirty leads to a final state in Unique Dirty for a readClean transaction in ACE protocol. This transaction requires...