• Answered

    Startup code for FVP_MPS2_Cortex-M4 simulator? 0

    711 views
    1 reply
    Latest over 1 year ago
     by Ronan Synnott
  • Answered

    Which GIC does Armv-A Base RevC AEM FVP implement? 0

    • GICv3/v4
    • Fixed Virtual Platforms (FVPs)
    749 views
    1 reply
    Latest over 1 year ago
     by a.surati
  • Answered

    Sram compiler installation problem +1

    • SRAM
    • SRAM Memory
    • Compilers
    812 views
    2 replies
    Latest over 1 year ago
     by JINSUKLEE
  • Suggested Answer

    Watch Dog Timer 0

    1137 views
    1 reply
    Latest over 1 year ago
     by Ronan Synnott
  • Answered

    Is DAP-LITE enough for the debug of Cortex-A7? 0

    • CoreSight DAP-Lite
    880 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    Does tlm_quantumkeeper::set_global_quantum affect Fast Models? 0

    1133 views
    2 replies
    Latest over 1 year ago
     by Oscar Huang
  • Not Answered

    Model for GIC-625 0

    421 views
    0 replies
    Started over 1 year ago
     by Oscar Huang
  • Not Answered

    Using Tmax Tetramax models for memories for scan vector generation. 0

    1266 views
    2 replies
    Latest over 1 year ago
     by Jeff_from_Draper
  • Answered

    Is Cortex-R82 fast model available? 0

    2174 views
    3 replies
    Latest over 1 year ago
     by Daniel Owens
  • Not Answered

    Has anyone ever generated bin file for CXDT? 0

    10225 views
    1 reply
    Latest over 1 year ago
     by ghan
  • Not Answered

    Nic-400 read and write acceptance/issue configuration in socrates 0

    • socrates
    • CoreLink NIC-400
    637 views
    0 replies
    Started over 1 year ago
     by vrk21
  • Not Answered

    How can I fix timing violation in NIC-400 bus matrix? 0

    • CoreLink NIC-400
    • CoreLink NIC-400 Network Interconnect
    475 views
    0 replies
    Started over 1 year ago
     by Watech2010
  • Not Answered

    Regarding USB3.X Interface in ARM based microcontrollers 0

    15843 views
    1 reply
    Latest over 1 year ago
     by mkleox
  • Answered

    Should the Data value be 0 when corresponding BE is 0 in Arm CHI E Spec? 0

    • AMBA 5 CHI
    956 views
    1 reply
    Latest over 1 year ago
     by Ben Hicks
  • Not Answered

    In CHI, is "Device" memory type transaction, a way, to implement narrow Read transfer's ? 0

    • AMBA 5 CHI
    • CHI
    519 views
    0 replies
    Started over 1 year ago
     by Neel_chi
  • Not Answered

    CHI data packet values for those packets outside valid byte window in a Device memory type txn 0

    382 views
    0 replies
    Started over 1 year ago
     by Neel_chi
  • Not Answered

    CHI Device memory type unaligned transactions when size exceeds beyond next size boundary 0

    • AMBA 5 CHI
    • CHI
    507 views
    0 replies
    Started over 1 year ago
     by Neel_chi
  • Not Answered

    CHI data size for each packets based on data bus width's 0

    • AMBA 5 CHI
    • CHI
    585 views
    0 replies
    Started over 1 year ago
     by Neel_chi
  • Not Answered

    How to connect Master AHB lite to AHB5 Slave 0

    763 views
    1 reply
    Latest over 1 year ago
     by Colin Campbell
  • Answered

    What C++ standard should be used? 0

    1021 views
    1 reply
    Latest over 1 year ago
     by Toshihisa Oishi
<>