• Not Answered

    Is it possible to disable L2 Cache in CA-55 core? 0

    • Cortex-A55
    245 views
    2 replies
    Latest 2 months ago
     by chaitanya.k
  • Answered

    question about arbitration scheme of AHB bus matrix 0

    • CMSDK
    • SoC FPGA
    • DMA Devices
    • Bus Architecture
    • AMBA 2 AHB Interface
    311 views
    2 replies
    Latest 2 months ago
     by JJ HUA
  • Answered

    DEFLAGS on Cortex A9 FPU 0

    314 views
    2 replies
    Latest 2 months ago
     by Ronan Synnott
  • Answered

    R5: Does the exception vector table reside in TCM if at 0x0000 0000 0

    • Armv7 Exception Model
    • Cortex-R5
    224 views
    1 reply
    Latest 2 months ago
     by Ronan Synnott
  • Not Answered

    Exception entry stacking on Cortex-M7, not possible to stack onto Main stack at any case? 0

    • Cortex-M7
    182 views
    0 replies
    Started 2 months ago
     by Zoltan
  • Not Answered

    What is the default FPU in ARMv8? 0

    • AArch64
    • Armv8-A
    • NEON
    • Floating Point
    • AArch32
    360 views
    2 replies
    Latest 2 months ago
     by pedrobotelho15
  • Not Answered

    What are the risks of opening L1/L2 ECC of Cortex-A72 0

    281 views
    2 replies
    Latest 2 months ago
     by zhuhuaiyun
  • Answered

    Any global register in ARMv8? 0

    • AArch64
    • Armv8-A
    319 views
    2 replies
    Latest 2 months ago
     by zy_cloud
  • Answered

    Virtualization support for Mobile in ARM 0

    236 views
    1 reply
    Latest 2 months ago
     by Martin Weidmann
  • Not Answered

    HN-I error of CCN-504 0

    86 views
    0 replies
    Started 2 months ago
     by Harvey-Lin
  • Not Answered

    HN-I error of CCN-504 0

    116 views
    0 replies
    Started 2 months ago
     by Harvey-Lin
  • Not Answered

    TCM Gate Unit 0

    272 views
    1 reply
    Latest 2 months ago
     by Annie
  • Suggested Answer

    ARM SVE2 instruction to use 2048 bits vector 0

    • Fixed Virtual Platforms (FVPs)
    • Neoverse
    535 views
    5 replies
    Latest 2 months ago
     by Ronan Synnott
  • Not Answered

    Bit-shift Integer Rounding-to-even with ARMv8 NEON SIMD on Aarch64 0

    • NEON
    214 views
    0 replies
    Started 2 months ago
     by Prem_DawnDigitech
  • Not Answered

    What information is included in cortex R52 trace 0

    • ETM
    • Cortex-R52
    • CoreSight Debug and Trace
    • AMBA 3 ATB Interface
    252 views
    0 replies
    Started 2 months ago
     by hello_me
  • Not Answered

    PC value becomes X in Cortex R5 0

    • R5
    • Cortex-R5
    • R8
    • cortex-r8
    252 views
    1 reply
    Latest 3 months ago
     by Annie
  • Answered

    operating system 0

    • operating systems
    295 views
    2 replies
    Latest 3 months ago
     by SBR_123
  • Not Answered

    Question about invalidate queue in ARM cache. 0

    194 views
    0 replies
    Started 3 months ago
     by steven~~~s
  • Answered

    Why the dummy cycles needed for every APB transfer 0

    619 views
    5 replies
    Latest 3 months ago
     by Colin Campbell
  • Answered

    Runtime detection of SVE2 not working as expected 0

    • SVE
    299 views
    2 replies
    Latest 3 months ago
     by Oliver Beirne
<>