• Answered

    GPT and Caching +1

    578 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Answered

    Cortex R5 vs R5F +1

    • Cortex-R5
    642 views
    2 replies
    Latest 4 months ago
     by Oliver Beirne
  • Suggested Answer

    IRQ not firing when in SVC call 0

    • Interrupt Handling
    • AArch64
    354 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Not Answered

    STM32F030K6T6TR Able to program 1st time 0

    • STM32 F0
    350 views
    0 replies
    Started 4 months ago
     by MikeH32096
  • Not Answered

    PMU cyclic counter not updating for cortex r52 0

    337 views
    1 reply
    Latest 4 months ago
     by Annie
  • Answered

    How the PE accesses peripherals registers and memories? 0

    • Peripheral Devices
    • SMMUv3
    429 views
    3 replies
    Latest 4 months ago
     by Martin Weidmann
  • Answered

    How to distinguish B<c>.W and DSB commands in ARMv7M architecture +1

    780 views
    2 replies
    Latest 4 months ago
     by Oliver Beirne
  • Answered

    Question about SMMU 0

    • SMMUv3
    474 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Suggested Answer

    Relationship between PSEL and PENABLE signals in the APB Protocol. 0

    • APB
    • Protocols
    • Bus Interface
    • AMBA 3 APB Interface
    • SoC Verification
    516 views
    1 reply
    Latest 4 months ago
     by Colin Campbell
  • Answered

    Linux on ARMv8 emulation under Foundation Platform doesn't work 0

    793 views
    6 replies
    Latest 4 months ago
     by Nicholas909
  • Not Answered

    How To perform system or software reset for CORTEX R5 from the software 0

    250 views
    0 replies
    Started 4 months ago
     by santhosh G n
  • Answered

    Does cortex R52 core support the "live watch" function during the Debug processing? +1

    556 views
    2 replies
    Latest 4 months ago
     by Stephen Theobald
  • Suggested Answer

    Are there any practical differences between the Arm M0 and M3 for the C programmer? 0

    • Cortex-M0
    • Instruction Sets
    • Cortex-M3
    • GCC
    504 views
    1 reply
    Latest 5 months ago
     by WestfW
  • Not Answered

    LPC1850 with S25FL256 SPI FLash 0

    293 views
    0 replies
    Started 5 months ago
     by SantoshMengade
  • Not Answered

    cortex-R5 boot bare_metal code 0

    231 views
    0 replies
    Started 5 months ago
     by TTzhang
  • Not Answered

    Expected UART interrupt behavior on mps2_an521 0

    • Interrupt Handling
    • mps2
    289 views
    0 replies
    Started 5 months ago
     by SilentMike
  • Not Answered

    Armv7-M and Cortex-M3 0

    • Armv7-M
    • Cortex-M3
    256 views
    0 replies
    Started 5 months ago
     by ARMv7-M Architecture
  • Suggested Answer

    Can anyone help me to compile a modern kernel for the Psion 5MX? 0

    2296 views
    1 reply
    Latest 5 months ago
     by Hemendra
  • Not Answered

    Cortex-A53 in i.MX8M Mini - Bare Metal Programming 0

    524 views
    0 replies
    Started 5 months ago
     by Navaneethan
  • Not Answered

    Cortex-M1 Set Initial SP Value and the Reset Value 0

    • R15 (PC Program Counter)
    • R13 (SP Stack Pointer)
    • Cortex-M
    344 views
    0 replies
    Started 5 months ago
     by Julio Cesar Molina Saqui
<>