• Answered

    How peripherals are accessible between NW and SW? 0

    • SMMUv3
    • Peripheral Controllers
    • TrustZone
    236 views
    1 reply
    Latest 2 months ago
     by Martin Weidmann
  • Not Answered

    What does "Bit-Band Operation of Different Data sizes" meaning? 0

    • Cortex-M
    182 views
    0 replies
    Started 2 months ago
     by shadow3d
  • Answered

    Does NIC-400/AXI provide full theoretical bandwidth 0

    • CoreLink NIC-400
    • AXI4
    280 views
    1 reply
    Latest 2 months ago
     by Ryleigh Sawayn
  • Not Answered

    What A53 interrupt signal should I use for watchdog timeout? 0

    • Cortex-A53
    296 views
    1 reply
    Latest 2 months ago
     by Ryleigh Sawayn
  • Answered

    Migration from Cortex M4 to Cortex R5F 0

    • Software
    • Cortex-R5
    • Cortex-M4
    381 views
    3 replies
    Latest 2 months ago
     by Ryleigh Sawayn
  • Not Answered

    Cortex-A53 PMU: Read Allocate Mode Event Definition (BUS_ACCESS erratum work-around) 0

    • Cortex-A53
    207 views
    0 replies
    Started 2 months ago
     by rayman_de
  • Not Answered

    pl330 scatter-gather transfer 0

    367 views
    2 replies
    Latest 2 months ago
     by GuillaumeB
  • Answered

    Reading Cortex-A9 CNTFRQ register using ARM Compiler 5 inline assembly 0

    • Cortex-A9
    • Arm Assembly Language (ASM)
    • Arm Compiler 5
    950 views
    7 replies
    Latest 2 months ago
     by Martin Weidmann
  • Suggested Answer

    Cortex-A9 , get CPU frequency , bare metal 0

    • Cortex-A9
    • Baremetal
    401 views
    3 replies
    Latest 2 months ago
     by Ronan Synnott
  • Not Answered

    Is it possible to disable L2 Cache in CA-55 core? 0

    • Cortex-A55
    285 views
    2 replies
    Latest 3 months ago
     by chaitanya.k
  • Answered

    question about arbitration scheme of AHB bus matrix 0

    • CMSDK
    • SoC FPGA
    • DMA Devices
    • Bus Architecture
    • AMBA 2 AHB Interface
    351 views
    2 replies
    Latest 3 months ago
     by JJ HUA
  • Answered

    DEFLAGS on Cortex A9 FPU 0

    341 views
    2 replies
    Latest 3 months ago
     by Ronan Synnott
  • Answered

    R5: Does the exception vector table reside in TCM if at 0x0000 0000 0

    • Armv7 Exception Model
    • Cortex-R5
    257 views
    1 reply
    Latest 3 months ago
     by Ronan Synnott
  • Not Answered

    Exception entry stacking on Cortex-M7, not possible to stack onto Main stack at any case? 0

    • Cortex-M7
    210 views
    0 replies
    Started 3 months ago
     by Zoltan
  • Not Answered

    What is the default FPU in ARMv8? 0

    • AArch64
    • Armv8-A
    • NEON
    • Floating Point
    • AArch32
    414 views
    2 replies
    Latest 3 months ago
     by pedrobotelho15
  • Not Answered

    What are the risks of opening L1/L2 ECC of Cortex-A72 0

    307 views
    2 replies
    Latest 3 months ago
     by zhuhuaiyun
  • Answered

    Any global register in ARMv8? 0

    • AArch64
    • Armv8-A
    350 views
    2 replies
    Latest 3 months ago
     by zy_cloud
  • Answered

    Virtualization support for Mobile in ARM 0

    268 views
    1 reply
    Latest 3 months ago
     by Martin Weidmann
  • Not Answered

    HN-I error of CCN-504 0

    121 views
    0 replies
    Started 3 months ago
     by Harvey-Lin
  • Not Answered

    HN-I error of CCN-504 0

    138 views
    0 replies
    Started 3 months ago
     by Harvey-Lin
<>