• Suggested Answer

    M55 System Counter & System Timer register map html/xml request 0

    356 views
    1 reply
    Latest 1 month ago
     by Martin Weidmann
  • Suggested Answer

    Dual A53 cluster, MMU configuration 0

    398 views
    4 replies
    Latest 1 month ago
     by Majid Ghameshlu
  • Answered

    Generic Timer IRQ Handling 0

    • GICv3/v4
    337 views
    3 replies
    Latest 1 month ago
     by Martin Weidmann
  • Answered

    Cortex-M3 unintentionally translates addresses 0

    • Armv7-M
    • Cortex-M3
    430 views
    6 replies
    Latest 1 month ago
     by giorno2001
  • Not Answered

    ARM64 - Simple EL2 MMU Configuration 0

    • EL2
    • Memory Management Unit (MMU)
    • Arm64
    226 views
    0 replies
    Started 1 month ago
     by Lloyd
  • Answered

    AHB Bus Matrix Arbitration Delay 0

    • CMSDK
    206 views
    1 reply
    Latest 1 month ago
     by Colin Campbell
  • Suggested Answer

    Bare metal - EL2 to EL1 - SP behaviour 0

    665 views
    6 replies
    Latest 1 month ago
     by Martin Weidmann
  • Not Answered

    Can IERRR bit recover before GIC configure ? 0

    • GICv3/v4
    • CoreLink GIC-600
    • CoreLink GIC-600 Generic Interrupt Controller
    • Generic Interrupt Controller
    • CoreLink GIC-600AE
    199 views
    0 replies
    Started 1 month ago
     by Namu
  • Not Answered

    Point of Serialization location 0

    • Out-of-order Execution
    • AMBA 5
    203 views
    0 replies
    Started 1 month ago
     by Shaibal Ghosh
  • Not Answered

    Channel Dependencies for Home Node (HN) in CHI 0

    • AMBA 5 CHI
    134 views
    0 replies
    Started 1 month ago
     by madman
  • Not Answered

    Retry support in CHI 0

    • AMBA 5 CHI
    120 views
    0 replies
    Started 1 month ago
     by madman
  • Not Answered

    PMU event count register PMEVCNTR<n> alway is 0 +1

    • Real Time Operating Systems (RTOS)
    • Cortex-A72
    • 12 (Debug Monitor)
    • performance analysis
    • Armv8-A
    • Debug and Analysis
    1477 views
    2 replies
    Latest 1 month ago
     by Lico.yu
  • Answered

    Interrupt Handling recommendation and spurious IRQ debugging 0

    • GICv3/v4
    • ARMv8 Exception Model
    299 views
    1 reply
    Latest 1 month ago
     by Martin Weidmann
  • Not Answered

    Who actually does the out of ordering of the memory accesses in MPCore? 0

    • Out-of-order Execution
    164 views
    0 replies
    Started 1 month ago
     by Shaibal Ghosh
  • Not Answered

    Cortex-A72 ACP deadlock issue 0

    196 views
    1 reply
    Latest 1 month ago
     by Annie
  • Answered

    What is the purpose of two separate coprocessors (CP10 and CP11) for the armv7-m floating point extension? 0

    • Co-processor Architecture
    • Armv7-M
    • Floating Point
    206 views
    2 replies
    Latest 1 month ago
     by Uma Ramalingam
  • Not Answered

    Cannot Perform MTB Configuration on Dual-Core Cortex-M33 ( i.e., AN521 Image) of MPS2+ Board 0

    • CoreLink SSE-200 Subsystem
    • CoreSight Micro Trace Buffer for the Cortex-M33
    • Cortex-M Prototyping System (V2M-MPS2)
    342 views
    3 replies
    Latest 1 month ago
     by njk
  • Not Answered

    Why the overhead of memcpy() in EL3 is higher than in NS.EL1 (linux kernel module)? 0

    • Juno Arm Development Platform
    • Juno Development Board
    • Armv8-A
    • Cache Architecture
    153 views
    0 replies
    Started 1 month ago
     by icegrave0391
  • Not Answered

    problems of TCM ECC initialized 0

    121 views
    0 replies
    Started 1 month ago
     by problems
  • Not Answered

    Cache and TCM Initialization 0

    128 views
    0 replies
    Started 1 month ago
     by problems
<>