• Not Answered

    How can I trigger an SError exception on a cortex A processor 0

    • ARMv8 Exception Model
    • Armv8-A
    1450 views
    1 reply
    Latest 13 days ago
    by 42Bastian Schick
  • Answered

    Disable Cache L1 et L2 Armv8 0

    • Cortex-A72
    • Cache
    • Armv8-A
    2715 views
    7 replies
    Latest 13 days ago
    by 42Bastian Schick
  • Not Answered

    How to disable the branch prediction on armv8 0

    • Cortex-A72
    • Armv8-A
    • Branch Prediction
    2150 views
    2 replies
    Latest 16 days ago
    by vstehle
  • Not Answered

    aarch64 instruction 0

    • AArch64
    • SIMD and Vector Processing Instructions
    1768 views
    1 reply
    Latest 17 days ago
    by 42Bastian Schick
  • Answered

    Cortex-A7 pipeline is non-symmetric, what does this attribute mean? 0

    • Cortex-A53
    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    10284 views
    10 replies
    Latest 17 days ago
    by Jerome Decamps - 杜尚杰
<>