• Not Answered

    Cortex M7 cache ECC error 0

    • Cortex-M7
    215 views
    1 reply
    Latest 1 month ago
    by Robert McNamara
  • Answered

    MDK Arm Keil Microvision Compiler Flash Memory Setting +1

    • STM32 L0
    • Cortex-M0/M0+ System Design Kit
    • MDK-Arm
    • Arm Compiler 5
    364 views
    3 replies
    Latest 1 month ago
    by Oliver Beirne
  • Not Answered

    recovery from BTAC or GHB parity error 0

    181 views
    0 replies
    Started 1 month ago
    by XNoOp
  • Not Answered

    How to enable FIQ in lpc2129? 0

    2337 views
    1 reply
    Latest 1 month ago
    by adami123
  • Not Answered

    Record trace on-chip with ETM on STM32H7 (Cortex M7) 0

    • stm32 h7
    • CoreSight ETM-M7
    121 views
    0 replies
    Started 1 month ago
    by GuillaumeP
  • Answered

    The Monitor 0

    • TrustZone
    5291 views
    4 replies
    Latest 1 month ago
    by yufeifei
  • Not Answered

    APB - Purpose of PADDR? 0

    • APB
    • APB Peripherals
    • AMBA 3 APB Interface
    • AMBA 2 APB Interface
    463 views
    1 reply
    Latest 1 month ago
    by Colin Campbell
  • Not Answered

    Patent of ARM's single-cycle multiply on the M0+? 0

    540 views
    6 replies
    Latest 1 month ago
    by Sean Dunlevy
  • Not Answered

    Cortex-A53 switching from EL2 to EL1 0

    • Cortex-A53
    • Baremetal
    1454 views
    19 replies
    Latest 1 month ago
    by Oliver Beirne
  • Not Answered

    Data Cache Zero by Virtual Address (DC ZVA) instruction 0

    • Armv8-A
    • Cortex-A73
    712 views
    1 reply
    Latest 1 month ago
    by Zenon Xiu
  • Answered

    Accessing GIC registers 0

    • CoreLink GIC-400 Generic Interrupt Controller
    • Interrupt Handling
    • AArch64
    1121 views
    3 replies
    Latest 1 month ago
    by Zenon Xiu
  • Not Answered

    Cross-compiling Arm NN for the Raspberry Pi and TensorFlow issue 0

    113 views
    0 replies
    Started 1 month ago
    by Huy
  • Answered

    ethernet sample code +1

    1728 views
    9 replies
    Latest 1 month ago
    by SRIDHAR R
  • Answered

    Cortex-A53 - Understanding Translation Table (Cannot enable MMU) 0

    • Cortex-A53
    • Memory Management Unit (MMU)
    344 views
    1 reply
    Latest 1 month ago
    by krjdev
  • Suggested Answer

    α version of second pass DCT for MP3 decoder on M0/M0+ & THAT Multiply issue 0

    579 views
    6 replies
    Latest 1 month ago
    by Sean Dunlevy
<>