• Not Answered

    Regarding USB3.X Interface in ARM based microcontrollers 0

    11753 views
    0 replies
    Started over 1 year ago
    by Sunny Watts
  • Answered

    AXI4 ordering 0

    15583 views
    6 replies
    Latest over 1 year ago
    by Hyunkyu
  • Suggested Answer

    Where to find CHI protocol checkers and CHI testbench ? 0

    • AMBA
    • CHI
    16656 views
    6 replies
    Latest over 1 year ago
    by Jeremy_PENG
  • Answered

    AHB Bus Protocol -- Address Phase +1

    • Address
    • AHB-Lite
    18889 views
    9 replies
    Latest over 1 year ago
    by eugch
  • Not Answered

    Can I use AXI speck for Udemy classes 0

    14186 views
    4 replies
    Latest over 1 year ago
    by Colin Campbell
  • Answered

    Exception handlers and interrupt 0

    • CoreLink GIC-400
    • Cortex-A53
    • Corelink
    • Cortex-A5
    • Generic Interrupt Controller
    • Cortex-A
    • Interrupt
    14916 views
    3 replies
    Latest over 1 year ago
    by c0deface
  • Not Answered

    Instruction and data cache dump from a-53 0

    11836 views
    0 replies
    Started over 1 year ago
    by RCReddy
  • Not Answered

    Instruction and data cache dump from a-53 0

    11280 views
    0 replies
    Started over 1 year ago
    by RCReddy
  • Not Answered

    Why do LPIs in GIC have no "active" state? 0

    11563 views
    1 reply
    Latest over 1 year ago
    by Joe Chen
  • Suggested Answer

    outstanding transaction in AXI4 protocol 0

    12327 views
    1 reply
    Latest over 1 year ago
    by Christopher Tory
  • Not Answered

    Aligned and unaligned word transfers on a 64-bit bus 0

    • AXI
    • AXI4
    14588 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell
  • Not Answered

    Lock Signal for AXI Slave 0

    • AXI
    12743 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell
  • Not Answered

    Request for advise on better ARM learning path for VLSI engineer 0

    • FPGA
    12809 views
    2 replies
    Latest over 1 year ago
    by Andy Neil
  • Not Answered

    Fast model : Is there any way to overwrite PVBUS master id without using components which have id parameter (e.g. master_id, cluster_id ) 0

    • Fast Models
    11877 views
    1 reply
    Latest over 1 year ago
    by Jon Black
  • Suggested Answer

    The meanings of AxCACHE 0

    12525 views
    1 reply
    Latest over 1 year ago
    by Christopher Tory
<>