• Answered

    cortex a53 : How to detect cached data is invalid ? (use ddr memory) 0

    • Cache Controllers
    • Cache Management
    5622 views
    4 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Bare metal startup code for Cortex-78 CPUs 0

    3031 views
    6 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Answered

    Taking exceptions from EL1 to EL1: Problems with SVC 0

    • Cortex-A53
    • AArch64
    • ARMv8 Exception Model
    5917 views
    12 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Difference between SP_EL1 and SPSEL + MOV 0

    3601 views
    6 replies
    Latest over 2 years ago
     by 42Bastian Schick
  • Not Answered

    physical and virtual timer. 0

    2704 views
    2 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Answered

    Arm cortex a53 giving abort when mmu is enabled and reading data from device region 0

    • Cortex-A53
    • Memory Management Unit (MMU)
    4621 views
    8 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Problem switching from EL3 to non-secure EL1 0

    • Cortex-A35
    • AArch64
    • ARMv8 Exception Model
    3732 views
    5 replies
    Latest over 2 years ago
     by zhak
  • Not Answered

    如何获取arm64位的fast model license 0

    7768 views
    1 reply
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Translation error at level1 in armv8 A72 cortex 0

    5098 views
    11 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Cortex X1 - New Branch to create 0

    2631 views
    3 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    arm64 kvm虚拟机中数据一致性问题 0

    6464 views
    1 reply
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Why there is no translation tables concatenation for stage 1 of VA translation? 0

    3846 views
    3 replies
    Latest over 2 years ago
     by Cliff B
  • Suggested Answer

    Share aarch64 page tables created by Linux with SMMU 0

    • Cortex-A53
    • CoreLink MMU-500 System Memory Management Unit
    • Corelink
    • CoreLink CCI-400 Cache Coherent Interconnect
    • CoreLink CCI-400
    • Cortex-A5
    • ACE
    • CHI
    • Cortex-A
    • Linux
    20274 views
    5 replies
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    Download the old versions of ARM A64 Instruction Set Architecture 0

    • Base ISAs
    • Documentation
    • Arm64
    2078 views
    1 reply
    Latest over 2 years ago
     by Zenon Xiu (修志龙）
  • Not Answered

    No segmentation fault when expected with aligned load and store 0

    • SIMD and Vector Processing Instructions
    • Armv8-A
    • NEON
    • Software Development
    7486 views
    5 replies
    Latest over 2 years ago
     by Sheila
<>