• Suggested Answer

    Can PENABLE be removed from APB as it seems redundant at IO level and same logic can be taken care of internally by Master and Slave ? +1

    • APB
    • AMBA
    8000 views
    4 replies
    Latest over 3 years ago
    by Colin Campbell
  • Suggested Answer

    hi. amba 3.0 axi interleaving 0

    • AMBA
    • AMBA 3
    • AXI
    8108 views
    9 replies
    Latest over 3 years ago
    by George ZHAO
  • Suggested Answer

    What's implemented in STM32F103C8? 0

    3248 views
    1 reply
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Answered

    to size boundary of the structure alignment +1

    • Cortex-M3
    • Cortex-M
    • GNU
    • GNU Arm Eclipse
    2883 views
    1 reply
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Answered

    Delay Subroutine LPC2148 Assembly +1

    • Arm7
    • GPIO
    • Arm Assembly Language (ASM)
    6592 views
    3 replies
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Answered

    How to configure Cortex M3 endianness? 0

    • Cortex-M3
    • Cortex-M
    5191 views
    1 reply
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Suggested Answer

    How to make sure L2CC won't make any data write interleave request? 0

    1910 views
    1 reply
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Not Answered

    What is the advantage of floating point of CM7 versus CM4 0

    • Cortex-M7
    • Cortex-M
    • Cortex-M4
    30428 views
    35 replies
    Latest over 3 years ago
    by Chris
  • Answered

    armv5TE +1

    • Armv5T
    • Armv5TE
    • Armv5
    4599 views
    3 replies
    Latest over 3 years ago
    by kalle
  • Answered

    IOC flag at FPSCR register +1

    • Cortex-R
    • Cortex-R4
    4644 views
    5 replies
    Latest over 3 years ago
    by hotta
  • Answered

    Question about application of PendSV 0

    • Cortex-M
    • Cortex-M4
    15079 views
    8 replies
    Latest over 3 years ago
    by Joseph Yiu
  • Answered

    How to know thumb code or arm code? +1

    6511 views
    6 replies
    Latest over 3 years ago
    by 박주병
  • Answered

    Why Cortex-R5 Bus-ECC documentation different from Cortex-R7 0

    3092 views
    3 replies
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Answered

    why do we need two priviledged modes? cant one do the thing in cortex m3 +2

    • processor modes
    • Cortex-M3
    9932 views
    6 replies
    Latest over 3 years ago
    by Yasuhiko Koumoto
  • Answered

    Flash/RAM memory interfaces on Cortex-M7 based MCU for fast code execution 0

    • Cortex-M7
    7426 views
    1 reply
    Latest over 3 years ago
    by Yasuhiko Koumoto
<>