• Not Answered

    Axi4 Write Transaction 0

    • AMBA
    • AXI4
    13265 views
    1 reply
    Latest over 4 years ago
     by vstehle
  • Answered

    A question aboout Monitor Vector Base Address Register(MVBAR) 0

    • Cortex-A9
    • TrustZone
    15450 views
    6 replies
    Latest over 4 years ago
     by scribnote5
  • Answered

    Configuring an interrupt source as FIQ at EL1 +1

    • Cortex-A53
    • GICv2
    • Kernel Developers
    15630 views
    2 replies
    Latest over 4 years ago
     by Sumit Batra
  • Answered

    Looking for an eval board with octa core Armv8 CPU 0

    • AArch64
    16792 views
    11 replies
    Latest over 4 years ago
     by 42Bastian Schick
  • Answered

    Pipeline Stages in the Cortex-A53 +1

    16366 views
    2 replies
    Latest over 4 years ago
     by vstehle
  • Answered

    Why is PC-relative addressing deprecated for STR and VSTR in ARMv7-M4? +1

    13513 views
    8 replies
    Latest over 4 years ago
     by 42Bastian Schick
  • Answered

    Neoverse N1 CPU Questions +1

    11949 views
    4 replies
    Latest over 4 years ago
     by 42Bastian Schick
  • Answered

    Whether Armv7-A has a Write Buffer 0

    • Armv7-A
    • Cortex-A
    10943 views
    8 replies
    Latest over 4 years ago
     by Youq
  • Answered

    Cortexa53 AARCH64 context switch +1

    • Cortex-A53
    • AArch64
    • Cortex-A
    10117 views
    2 replies
    Latest over 4 years ago
     by LdB
  • Answered

    Number of Integer and Floating point execution units in M7 0

    • Cortex-M7
    • Cortex-M
    3162 views
    2 replies
    Latest over 4 years ago
     by Kallooran
  • Answered

    AM3352 core hang-up +1

    • Embedded Trace Buffer
    • Cortex-A
    • Cortex-A8
    • CoreSight
    13725 views
    9 replies
    Latest over 4 years ago
     by Kimura
  • Suggested Answer

    Using PMU on cortex-a9 CPU 0

    • Cortex-A9
    • Cortex-A
    9575 views
    10 replies
    Latest over 5 years ago
     by vstehle
  • Answered

    about cortex-A72 0

    • Cortex-A72
    • Cortex-A
    5887 views
    5 replies
    Latest over 5 years ago
     by vstehle
  • Answered

    ARMv8: strongly ordered memory and exclusive access 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    6848 views
    2 replies
    Latest over 5 years ago
     by Vincent Siles
  • Answered

    SMMU emulator/simulator 0

    • Memory Management Unit (MMU)
    • System Memory Management Unit (SMMU)
    8080 views
    2 replies
    Latest over 5 years ago
     by Vincent Siles
<>