• Answered

    What is the purpose of two separate coprocessors (CP10 and CP11) for the armv7-m floating point extension? 0

    • Co-processor Architecture
    • Armv7-M
    • Floating Point
    169 views
    2 replies
    Latest 1 month ago
     by Uma Ramalingam
  • Answered

    I get a HardFault, when I call a Non-Secure function (Nucleo L552ZE-Q) +1

    912 views
    5 replies
    Latest over 1 year ago
     by FritzP.
  • Not Answered

    PendSV target secure state 0

    8340 views
    3 replies
    Latest over 1 year ago
     by Randall2
  • Answered

    Non Secure malicious access handling... 0

    2528 views
    4 replies
    Latest over 1 year ago
     by TexCorJC
  • Answered

    Is preemption possible after state change to non-secure using BLXNS? 0

    • TrustZone for Armv8-M
    • Cortex-M33
    • Armv8-M
    925 views
    1 reply
    Latest over 2 years ago
     by Uma Ramalingam
  • Answered

    Is there an xml version of the official manual document of the Armv8.1-M architecture? 0

    • Armv8.1-M
    1528 views
    5 replies
    Latest over 2 years ago
     by hoth
  • Answered

    PSP/MSP Stack pointer switching implementation 0

    2616 views
    2 replies
    Latest over 2 years ago
     by 42Bastian Schick
  • Answered

    Cortex-M33 - SVC call from non-secure code does not trigger non-secure SVC exception 0

    • Real Time Operating Systems (RTOS)
    • Trusted Firmware-M
    • TrustZone for Armv8-M
    • Armv8-M
    4346 views
    3 replies
    Latest over 2 years ago
     by Michael Jung
  • Answered

    armv8-m mpu: how to mark one region with no any access? 0

    • Armv8-M
    2789 views
    3 replies
    Latest over 2 years ago
     by Uma Ramalingam
  • Not Answered

    Setting MPU_RASR for Memory Protection Unit with correct values of TEX/C/B/S bits 0

    2680 views
    1 reply
    Latest over 3 years ago
     by Uma Ramalingam
  • Not Answered

    Hi ARM, Hi ARM, hardfault_handler() 0

    2936 views
    3 replies
    Latest over 3 years ago
     by Andy Neil
  • Not Answered

    How to realise a dual-core "LOCK-STEP" Cortex-M7 at the integration level？ 0

    4962 views
    2 replies
    Latest over 3 years ago
     by Uma Ramalingam
  • Not Answered

    How to write values ​​from secure code to non-secure memory. 0

    • TrustZone for Armv8-M
    9590 views
    1 reply
    Latest over 3 years ago
     by Uma Ramalingam
  • Not Answered

    Context protection when calling a secure function(NSC) in a non-secure interrupt function 0

    17784 views
    10 replies
    Latest over 3 years ago
     by Yang Zhang
  • Not Answered

    Non-secure code calling secure code - Boot Loaders 0

    8914 views
    2 replies
    Latest over 4 years ago
     by vinkot
>