• Answered

    Using shareable attribute in MPU configuration of Cortex R4 +1

    • L1
    • AXI
    • Cache
    • Memory Protection Unit (MPU)
    • L2
    • Cortex-R4
    5775 views
    1 reply
    Latest over 9 years ago
     by Chris Shore